GPUs - Cheap Supercomputing

Graham Pullan (Engineering)
Cambridge Many-Core Workshop
28 October 2008

Coming up...


- My background
- CPUs and GPUs
- GPU models: old and new
- An example
- Alternative devices
- Conclusions

Part 1: My background

Turbomachinery




Engine calculation




Courtesy Vicente Jerez Fidalgo, Whittle Lab

Part 2: CPUs and GPUs


Was Moore right?



Feature size



Clock speed



Source: Tom's Hardware



Parallel computing


Multi-core chips are either:

Instruction parallel
 (Multiple Instruction, Multiple Data) – MIMD

or

Data parallel(Single Instruction, Multiple Data) – SIMD

Today's commodity MIMD chips: CPUs




Intel Core 2 Quad

- 4 cores
- 3. GHz
- 45nm features
- 820 million transistors
- 12 MB on chip memory


Today's commodity SIMD chips: GPUs

NVIDIA 8800 GTX

- 240 cores 1.3 GHz
- 65nm features 1400 million transistors
- 1GB on board memory




CPUs vs GPUs




CPUs vs GPUs

Transistor usage:



Source: NVIDIA

Graphics pipeline



GPUs and scientific computing

GPUs are designed to apply the same *shading function* to many *pixels* simultaneously

GPUs and scientific computing

GPUs are designed to apply the same *function* to many *data* simultaneously

This is what most scientific computing needs!


Part 3: Programming methods

- Making it work at all:
 - Primitive functionality and tools (graphics)
 - Comparisons with CPU not rigorous

- Making it work at all:
 - Primitive functionality and tools (graphics)
 - Comparisons with CPU not rigorous
- Making it work better:
 - Easier to use (higher level)
 - Understanding of how best to do it

- Making it work at all:
 - Primitive functionality and tools (graphics)
 - Comparisons with CPU not rigorous
- Making it work better:
 - Easier to use (higher level)
 - Understanding of how best to do it
- Doing it right:
 - Stable, portable, modular building blocks

GPU – Programming for graphics



Application specifies geometry – GPU rasterizes


Each fragment is shaded (SIMD)

Shading can use values from memory (textures)

Image can be stored for re-use

Courtesy, John Owens, UC Davis

GPGPU programming ("old-school")



Draw a quad

Run a SIMD program over each fragment


Gather is permitted from texture memory

Resulting buffer can be stored for re-use


Courtesy, John Owens, UC Davis

NVIDIA G80 hardware implementation

- Now view GPU as massively parallel co-processor
- Set of (16) SIMD MultiProcessors (8 cores)



NVIDIA G80 hardware implementation




Divide 128 cores into 16 Multiprocessors (MPs)

- •Each MP has:
 - -Registers
 - –Shared memory
 - Read only constant cache
 - Read only texture cache

NVIDIA's CUDA programming model


- Hardware supports many thousands of active threads
- Threads are lightweight:
 - Little creation overhead
 - "instant" switching
 - Efficiency achieved through 1000's of threads
- Threads are organised into blocks (1D, 2D, 3D)
- Blocks are further organised into a grid



Organisation of threads and blocks is key abstraction

- Organisation of threads and blocks is key abstraction
- Software:
 - Threads from one block may cooperate:
 - Using data in shared memory
 - Through synchronising

- Organisation of threads and blocks is key abstraction
- Software:
 - Threads from one block may cooperate:
 - Using data in shared memory
 - Through synchronising
- Hardware:
 - A block runs on one MP
 - Hardware free to schedule any block on any MP
 - More than one block can reside on one MP




CUDA implementation

- CUDA implemented as extensions to C
- CUDA programs:
 - explicitly manage host and device memory:
 - allocation
 - transfers
 - set thread blocks and grid
 - launch kernels
 - are compiled with the CUDA nvcc compiler

Part 4: An example – Lattice Bolzmann CFD

Solution procedure



Can be viewed as a particle method:

Collide – particles interact

Stream – particles move from site to site

BCs – inlet, exit, solid wall, etc.

CPU code: main.c

```
/* Memory allocation */
f0 = (float *)malloc(ni*nj*sizeof(float));
...
/* Main loop */
Stream (...args...);
Apply_BCs (...args...);
Collide (...args...);
```

GPU code: main.cu

```
/* allocate memory on host */
f0 = (float *)malloc(ni*nj*sizeof(float));
/* allocate memory on device */
cudaMallocPitch((void **)&f0 data, &pitch,
                sizeof(float)*ni, nj);
cudaMallocArray(&f0 array, &desc, ni, nj);
/* Main loop */
Stream (...args...);
Apply BCs (...args...);
Collide (...args...);
```

CPU code – collide.c

```
for (j=0; j<nj; j++) {
  for (i=0; i<ni; i++) {
      i2d = I2D(ni,i,j);
/* Flow properties */
      density = ...function of f's ...
      vel x = ...
      vel y = ...
/* Equilibrium f's */
      f0eq = \dots function of density, vel x, vel y \dots
      fleq = \dots
/* Collisions */
      f0[i2d] = rtau1 * f0[i2d] + rtau * f0eq;
      f1[i2d] = rtau1 * f1[i2d] + rtau * f1eq;
```

GPU code – collide.cu – kernel wrapper

```
void collide( ... args ...)
/* Set thread blocks and grid */
    dim3 grid = dim3(ni/TILE I, nj/TILE J);
    dim3 block = dim3(TILE I, TILE J);
/* Launch kernel */
    collide kernel << grid, block >>> (... args ...);
```

GPU code – collide.cu - kernel

```
/* Evaluate indices */
i = blockIdx.x*TILE I + threadIdx.x;
j = blockIdx.y*TILE_J + threadIdx.y;
i2d = i + j*pitch/sizeof(float);
/* Read from device global memory */
f0now = f0 data[i2d];
f1now = f1 data[i2d];
/* Calc flow, feq, collide, as CPU code */
/* Write to device global memory */
f0 data[i2d] = rtau1 * f0now + rtau * f0eq;
f1 data[i2d] = rtau1 * f1now + rtau * f1eq;
```

CPU / GPU demo



Part 5: Alternatives to NVIDIA

NVIDIA Tesla S1070

 4 Tesla C1060 GPUs per card:

- 4 GB
- 1 TFLOP (SP)
- 90 GFLOP (DP)
- 200 W






ClearSpeed e710



- 2 GB
- 96 GFLOP (DP)
- 25 W

IBM PowerXCell8i



- up to 32 GB
- 200 GFLOP (SP)
- 102 GFLOP (DP)
- 92 W

Too much choice!

- Each device has
 - different hardware characteristics
 - different software (C extensions)
 - different developer tools
- Standardisation in some form is needed

Part 6: Conclusions

Conclusions

- Many science applications fit the SIMD model
- GPUs are commodity SIMD chips
- Good speedups (10x 100x) can be achieved

Conclusions

- Many science applications fit the SIMD model
- GPUs are commodity SIMD chips
- Good speedups (10x 100x) can be achieved
- GPGPU is evolving:
 - 1. Making it work at all (graphics APIs)
 - 2. Doing it better (high level APIs)
 - 3. Doing it right (portable, modular building blocks)

Conclusions

- Many science applications fit the SIMD model
- GPUs are commodity SIMD chips
- Good speedups (10x 100x) can be achieved
- GPGPU is evolving:
 - Making it work at all (graphics APIs)
 - 2. Doing it better (high level APIs)
 - 3. Doing it right (portable, modular building blocks)

www.many-core.group.cam.ac.uk




Search Contact us | A-Z | Email & phone search

many-core.group



Many-core computing devices have large numbers of processors (cores) on a single chip. Such configurations are attractive because they can achieve a greater performance (calculations per second) for a given amount of electrical power than their single-core cousins. CPUs are heading down this route with dual-core and guad-core processors now commonplace. However, accelerator add-on cards or chips are also available today which have over 100 cores; of these, the graphics processing unit (GPU) is the most widespread.

many-core.group is a site where researchers at Cambridge University who are using many-core devices to accelerate their scientific applications can show their results and describe their experiences.



Events		
29	Oct 2008	
Ma	Many-core Computing Workshop, Cambridge	
15	-21 Nov 2008	
Su	Super Computing 2008, Austin, Texas	
15	-16 Jan 2009	
Ni	merical Accuracy and Reliability workshop at Queen's	
	iversity Belfast	
٠.	versity believe	
4	On this site:	
	Oil tills site.	
>	GPGPU	
> >		
1	GPGPU	
>	GPGPU People	

© 2008 University of Cambridge Information provided by many-core.group