

# Stabilizing a Graphene Platform toward Discrete Components

Sana Mzali<sup>1,2,3</sup>, Alberto Montanaro<sup>2</sup>, Stéphane Xavier<sup>2</sup>, Bernard Servet<sup>2</sup>, Jean-Paul Mazellier<sup>2</sup>, Odile Bezencenet<sup>2</sup>, Pierre Legagneux<sup>2</sup>, Maëlis Piquemal-Banci<sup>4</sup>, Regina Galceran<sup>4</sup>, Bruno Dlubak<sup>4</sup>, Pierre Seneor<sup>4</sup>, Marie-Blandine Martin<sup>5</sup>, Stephan Hofmann<sup>5</sup>, John Robertson<sup>5</sup>, Costel-Sorin Cojocaru<sup>3</sup>, Alba Centeno<sup>6</sup> and Amaia Zurutuza<sup>6</sup>

1- GERAC Electromagnétisme, 3 avenue Jean d'Alembert, ZAC de Pissaloup, 78190 Trappes, France

2- Thales Research and Technology, 91767 Palaiseau, France

3- LPICM, CNRS, Ecole Polytechnique, Université Paris Saclay, 91128, Palaiseau, France

4- Unité Mixte de Physique, CNRS, Thales, Univ. Paris-Sud, Université Paris-Saclay, Palaiseau 91767, France

5- Department of Engineering, University of Cambridge, Cambridge CB21PZ, United Kingdom

6- Graphenea S.A. A75022608 Tolosa Hiribidea 76 20018 Donostia-San Sebastián, Spain

**Keywords:** Graphene, statistical study, field-effect, hysteresis.

## Abstract

We report on statistical analysis and consistency of electrical performances of devices based on a large scale passivated graphene platform. More than 500 graphene field effect transistors (GFETs) based on graphene grown by chemical vapor deposition (CVD) and transferred on 4 inches SiO<sub>2</sub>/Si substrates were fabricated and tested. We characterized the potential of a two-step encapsulation process including an Al<sub>2</sub>O<sub>3</sub> protection layer to avoid graphene contamination during the lithographic process followed by a final Al<sub>2</sub>O<sub>3</sub> passivation layer subsequent to the GFET fabrication. Devices were investigated for occurrence and reproducibility of conductance minimum related to the Dirac point. While no conductance minimum was observed in unpassivated devices, 75% of the passivated transistors exhibited a clear conductance minimum and low hysteresis. The maximum of the device number distribution corresponds to a residual doping below  $5 \times 10^{11} \text{ cm}^{-2}$  (0.023 V/nm). This yield shows that GFETs integrating low-doped graphene and exhibiting small hysteresis in the transfer characteristics can be envisaged for discrete components, with even further potential for low power driven electronics.

The science of graphene has been maturing for more than a decade now [1], with the community keeping a constant eye on potential applications of this material [2]. In particular applications in micro-electronics [3] [4], in flexible electronics [5] [6], and in optoelectronics [7] [8] [9] have been widely discussed due to graphene's unique and attractive properties. Obviously still, the adoption of graphene at industrial scales will necessarily require numerous further challenges to be overcome. While one isolated demonstration device on micron-sized graphene may lead to unprecedented performances [1], industrial focus is based on (i) scalability and (ii) device characteristics uniformity and related statistics. The key developments in years to come will thus be related to the eased access by industrial groups to a large-scale material with uniform and predictable electrical properties, enabling the mass production of working devices. While graphene is already available in large scale as large as 300 mm Si substrates [10], unfortunately, unintentional doping of graphene due to adsorbates at the graphene surface leads to various charge carrier densities. As a consequence, the conductance minimum of a field effect graphene transistor is obtained for large gate fields (around or above 0.2 V/nm). Moreover trap states due to adsorbates at the dielectric/graphene interface and on the graphene surface lead to transfer characteristics exhibiting a large hysteresis [11]. To address these issues, the passivation of graphene transistors with atomic layer deposited (ALD) Al<sub>2</sub>O<sub>3</sub> films has been studied [12] [13] [14] [15]. However, a statistical analysis of a large scale passivated graphene platform performed with hundreds of devices, without any previous selection, is not available.

In this study we propose a scheme to fabricate, on large scale 4" SiO<sub>2</sub>/Si wafers, GFETs integrating low-doped graphene and exhibiting small hysteresis in the transfer characteristics. For this purpose, we have analyzed the electrical performances of 500 devices as a function of the fabrication process. The process takes as an input a commercially available low-cost and large-scale chemical vapor deposited (CVD) graphene produced and transferred on SiO<sub>2</sub>/Si substrate [16] [17], and leads as an output to a relevant material platform with statistically stabilized performances. It consists in using a thin oxide as a protection layer before the lithographic process (after graphene transfer) and a 30 nm thick passivation layer after device fabrication. This process drastically increases the statistical availability of high performance GFETs. 75% of the protected/passivated devices exhibit a conductance minimum for a gate induced field below 0.17 V/nm (15 V on 90 nm SiO<sub>2</sub> gate oxide). Furthermore, our statistical study shows a hysteretic free operation under ambient conditions on about 25% of our protected/passivated devices.

Fig. 1a shows the used CVD graphene material. The studied devices are fabricated from graphene grown by CVD on Cu foils (the potential of the CVD technique for single-layer graphene growth on copper has been detailed elsewhere [18]) and then wet transferred onto target SiO<sub>2</sub>/Si substrate using the standard poly(methyl methacrylate) (PMMA) technique. These steps are routinely realized, and result in standardized, commercially available Graphene on SiO<sub>2</sub>/Si wafers [19]. A Scanning Electron Microscopy (SEM) image of a typical graphene device is presented in Fig. 1b. It corresponds to a Hall bar structure with a well-defined graphene channel and with metallic contacts deposited by evaporation.




FIG. 1. (a) Large-scale monolayer CVD graphene transferred onto a 4 inches SiO<sub>2</sub>/Si wafer (b) SEM observation of Hall bars structures.

Fig. 2a shows the process flow for graphene-based devices fabrication without any protection/passivation layer. Graphene devices are fabricated using both standard photolithography and electron beam lithography. First, the metallic alignment marks are realized by the lift-off technique. Then, we pattern photoresist pads to define the graphene channel by oxygen plasma etching. Eventually, we define source/drain electrodes using a lithography step followed by Ti/Au (20 nm/80 nm) layer evaporation and a subsequent lift-off process. Thus in this first set of devices, the graphene layer is directly exposed to fabrication processes and to air. In parallel, a second set of devices (see Fig. 2b) is prepared with a similar fabrication process flow, except that a protection layer is introduced. It is a thin (1 nm) aluminum layer deposited on top of the transferred graphene layer by electron beam evaporation. This thickness has been chosen to ensure full oxidation of the Al film in O<sub>2</sub> atmosphere. This layer avoids graphene contamination during the fabrication process; it suppresses graphene contact with photoresists, solvents, chemicals, etc and thus acts as a protection layer. Then, we perform lithographic steps to pattern graphene channels and to

define metallic source/drain contacts. The  $\text{Al}_2\text{O}_3$  layer is removed solely on contact areas prior to metal deposition in a Tetramethylammonium hydroxide (TMAH) based solution. A third set of devices (see Fig. 2c) is prepared with the same protection layer and with a post-fabrication 30 nm thick  $\text{Al}_2\text{O}_3$  film deposited by ALD [20] [21].




FIG. 2. Process flows of graphene devices fabrication without any protection/passivation layers (a), with protection process (b) and with protection/passivation process (c).

Complementary techniques such as optical microscopy, micro-Raman spectroscopy and Atomic Force Microscopy have been then used to characterize the resulting graphene layers. In particular, as presented in Fig. 3, we probe the preservation of graphene quality after  $\text{Al}_2\text{O}_3$  deposition with Raman spectroscopy: we compare spectra of as-transferred graphene and graphene channels after deposition of both  $\text{Al}_2\text{O}_3$  layers. Raman spectra are obtained in air at room temperature with an excitation wavelength of 514 nm. The black curve for as-transferred graphene shows a typical Raman spectrum with the G and 2D peaks located at  $1593\text{ cm}^{-1}$  and  $2690\text{ cm}^{-1}$ , respectively, and with the quasi absence of D peak. First we note that the intensity ratio of the G to the 2D peak is of about 0.3 and that the 2D band is a single sharp peak [22] which confirms that our film is monolayer graphene [23][24]. Importantly, the ratio  $I_D/I_G$  of D to G peak intensities is below few percent which indicates a very low amount of disorder in our graphene layers. We then probe the impact of the protection/passivation process on the graphene layer. The blue curve in Fig. 3 corresponds to a Raman spectrum of a protected and passivated graphene film (Fig.

2c). We do not observe any variation of the D peak intensity after the deposition of these two films. Thus we can conclude that our alumina passivation process does not introduce any structural defects in the graphene film, which is a major assessment towards our objective of identifying a large-scale high quality graphene platform.




FIG. 3. Raman spectra of graphene films transferred on Si/SiO<sub>2</sub> substrate (black curve) and of the graphene channels after (blue curve) the deposition of the Al<sub>2</sub>O<sub>3</sub> protection/passivation layers. The excitation wavelength is 514 nm.

We now turn to electrical characterization of the fabricated devices to study the effect of graphene passivation on the doping level. The electrical measurements were carried out with a probe station at room temperature and in ambient air. As a reference, the transfer curve of a graphene device without protection/passivation (process in Fig. 2a) is measured. It displays a highly p-doped behavior as the conductance minimum cannot be obtained for gate fields up to 0.5 V/nm (grey curve in Fig. 4a). This observed behavior shows that a specific fabrication process has to be used to strongly reduce graphene doping. In comparison, the purple curve in Fig. 4a shows the transfer characteristics of a typical graphene device fabricated with the protection/passivation process (process in Fig. 2c). In contrast to the first set of devices with bare graphene channels, this device shows a conductance minimum for a gate field ( $E_{\min}$ ) close to 0 and a good control of the conductance.




FIG. 4. (a) Typical transfer characteristics of GFETs fabricated on SiO<sub>2</sub>/Si substrates without passivation process (grey curve) and with protection/passivation process (purple curve) under ambient conditions. (b) Percentage of devices exhibiting a conductance minimum for a gate field below  $E_1$  (0.17 V/nm) and  $E_2$  (0.034 V/nm) for each fabrication process: without protection/passivation, with only the protection layer and with both protection and passivation layers. Among the 500 graphene devices that have been tested, about 1/3 of them are fully passivated with both protection and passivation layers.

A statistical study was carried out on our graphene devices. The results are illustrated in Fig. 4b. To compare GFETs with our three different fabrication processes, we show the percentage of GFETs exhibiting an  $E_{min}$  value below  $E_1 = 0.17$  V/nm (15 V on 90 nm SiO<sub>2</sub>/Si) and  $E_2 = 0.034$  V/nm (3 V on 90 nm SiO<sub>2</sub>/Si).  $E_1$  is relevant for discrete components operated from the charge neutrality point with 15 V power supply and  $E_2$  is an even more stringent requirement for low power 3 V electronics (JEDEC standards definition [25]). We note that while voltage values are given for 90 nm SiO<sub>2</sub> which optimizes graphene optical contrast [26], thinner gate oxides could be implemented. For devices based on bare graphene,  $E_{min}$  is never observed below  $E_1$ . On the contrary, 58% of protected devices and 75% of protected/passivated devices showed  $E_{min}$  below  $E_1$ . We also analyzed the percentage of devices that exhibit an  $E_{min}$  below  $E_2$ . The percentage of devices satisfying this criterion is only 3% for the protected devices but attains 40% when the two-step protection and passivation process is performed.




FIG. 5. Charge density histograms deduced from conductance minimum value with only the protection layer (a) and with both protection and passivation layers (b).

For each measured transistor, we extracted the residual charge density from the  $E_{\min}$  value. Fig. 5 shows the residual doping histograms with protection or protection/passivation process. For the (only) protected devices, the distribution maximum is in the  $2.5 - 3.0 \cdot 10^{12}/\text{cm}^2$  range and 100% of the graphene channels are p-doped. For the protection/passivation process, the distribution maximum is clearly shifted to the  $0 - 5 \cdot 10^{11}/\text{cm}^2$  range and graphene channels are n or p-doped. Thus the whole two-step process leads to transistors based on very low doped graphene. We note that these devices are characterized by very low  $E_{\min}$  values ( $< E_2$ ). Very interestingly, this should allow a significant fabrication yield for devices operating at charge neutrality point (such as optoelectronics devices [9]) with even a very low power supply.




FIG. 6. (a) Typical transfer characteristics of GFETs with protection/passivation process (purple curve) displaying a hysteresis free behavior under ambient conditions. (b) Gate field hysteresis statistics on devices satisfying  $E_{\min} < E1$ , with the protection process and the protection/passivation process. Devices are sorted as a function of their hysteresis amplitude ( $\Delta E$ ) with:  $\Delta E1$  and  $\Delta E2$  corresponding to 10% of  $E1$  and  $E2$  fields.

We now turn to the gate field hysteresis statistics performed on devices with  $E_{\min} < E1$ . The purple curve in Fig. 6 shows the transfer characteristics of a graphene device fabricated with the protection/passivation process (third process in Fig. 2c). This device shows a conductance minimum for a gate field below  $E2$  and also displays no hysteresis. The percentage of protected and protected/passivated devices that display a hysteresis below  $\Delta E1 = E1/10 = 0.017$  V/nm is respectively 66 and 73% (Fig. 6b). Besides, with a more stringent criterion (hysteresis below  $\Delta E2 = E2/10 = 0.0034$  V/nm), the percentages become 44% for protected/passivated devices and only 8% for only protected devices. Even more remarkable, 23% of working protected/passivated devices exhibit no hysteresis (the percentage is 1% without passivation). These results highlight the necessity of performing both protection and passivation layers to obtain hysteresis free graphene devices based on very low doped graphene. Importantly, we observed the stability of these results in time, a crucial requirement for applications, over a period of more than 1 month thanks to the passivation process.

While not being the main motivation of our work, the impact of graphene passivation on electrical parameters, especially the mobility, was investigated as well. The graphene mobility was extracted by fitting the total measured resistance of the graphene device with the commonly used constant mobility model [27]. Illustratively, the field effect mobility of the protected/passivated device presented in Fig. 1b is about  $6.900$  cm<sup>2</sup>/Vs which is comparable to its Hall-mobility value of  $6.100$  cm<sup>2</sup>/Vs. These values are similar to carrier mobilities reported in the literature for CVD graphene [27][15].

In summary, a large statistical study of transistor characteristics was conducted on devices based on a commercially available large scale CVD graphene source. We defined a fabrication process integrating an oxidized Al film performed after graphene transfer and an Al<sub>2</sub>O<sub>3</sub> ALD layer deposited after device fabrication. This allowed us to demonstrate a scheme to fabricate transistors based on low-doped graphene and exhibiting small hysteresis with a high yield. 75% of the devices showed characteristics compatible with discrete electronic components and strong potential for low power applications has been demonstrated. This stabilized graphene platform paves the way for further investigations of the potential of graphene in electronic applications.

## Acknowledgements

This study was partly funded by the European Union through the projects Grafol (No. 285275) and Graphene Flagship (No. 604391 and Core1 No. 696656).

## References

- [1] K. S. Novoselov, V. I. Fal'ko, L. Colombo, P. R. Gellert, M. G. Schwab, and K. Kim, *Nature* 490(7419), 192 (2012).
- [2] A. C. Ferrari, F. Bonaccorso, V. Fal'ko, K. S. Novoselov, S. Roche, P. Bøggild, S. Borini, F. H. L. Koppens, V. Palermo, N. Pugno, J. A. Garrido, R. Sordan, A. Bianco, L. Ballerini, M. Prato, E. Lidorikis, J. Kivioja, C. Marinelli, T. Ryhänen, A. Morpurgo, J. N. Coleman, V. Nicolosi, L. Colombo, A. Fert, M. Garcia-Hernandez, A. Bachtold, G. F. Schneider, F. Guinea, C. Dekker, M. Barbone, Z. Sun, C. Galiotis, A. N. Grigorenko, G. Konstantatos, A. Kis, M. Katsnelson, L. Vandersypen, A. Loiseau, V. Morandi, D. Neumaier, E. Treossi, V. Pellegrini, M. Polini, A. Tredicucci, G. M. Williams, B. H. Hong, J.-H. Ahn, J. M. Kim, H. Zirath, B. J. van Wees, H. van der Zant, L. Occhipinti, A. Di Matteo, I. A. Kinloch, T. Seyller, E. Quesnel, X. Feng, K. Teo, N. Rupesinghe, P. Hakonen, S. R. T. Neil, Q. Tannock, T. Löfwander, and J. Kinaret, *Nanoscale* 7, 4598 (2015).
- [3] Y. M. Lin, K. A. Jenkins, A. Valdes-Garcia, J. P. Small, D. B. Farmer, and P. Avouris, *Nano Lett.* 9, 422 (2008).
- [4] F. Schwierz, *Proceedings of the IEEE* 101, 1567 (2013).

- [5] W. Wei, E. Pallecchi, S. Haque, S. Borini, V. Avramovic, A. Centeno, A. Zurutuza, and H. Happy, *Nanoscale*, (2016), DOI: 10.1039/c6nr01521b.
- [6] K. S. Kim, Y. Zhao, H. Jang, S. Y. Lee, J. M. Kim, K. S. Kim, J. H. Ahn, P. Kim, J. Y. Choi, and B. H. Hong, *Nature* 457(7230), 706 (2009).
- [7] F. H. L. Koppens, T. Mueller, P. Avouris, A. C. Ferrari, M. S. Vitiello, and M. Polini, *Nat. Nanotechnol.* 9, 780 (2014).
- [8] M. Freitag, T. Low, F. Xia, and P. Avouris, *Nat. Photon.* 7, 53 (2013).
- [9] A. Montanaro, S. Mzali, J. - P. Mazellier, O. Bezenenet, C. Larat, S. Molin, L. Morvan, P. Legagneux, D. Dolfi, B. Dlubak, P. Seneor, M. - B. Martin, S. Hofmann, J. Robertson, A. Centeno, and A. Zurutuza, *Nano Lett.* 16, 2988 (2016).
- [10] S. Rahimi, L. Tao, S. F. Chowdhury, S. Park, A. Jouvray, S. Buttress, N. Rupesinghe, K. Teo, and D. Akinwande, *ACS nano* 8, 10471 (2014).
- [11] P. L. Levesque, S. S. Sabri, C. M. Aguirre, J. Guillemette, M. Siaj, P. Desjardins, T. Szkopek, and R. Martel, *Nano Lett.* 11, 132 (2011).
- [12] S. Jandhyala, G. Mordi, B. Lee, G. Lee, C. Floresca, P. R. Cha, J. Ahn, R. M. Wallace, Y. J. Chabal, M. J. Kim, L. Colombo, K. Cho, and J. Kim, *ACS Nano* 6, 2722 (2012).
- [13] C. G. Kang, Y. G. Lee, S. K. Lee, E. Park, C. Cho, S. K. Lim, H. J. Hwang, and B. H. Lee, *Carbon* 53, 182 (2013).
- [14] Y. J. Kim, Y. G. Lee, U. Jung, S. Lee, S. K. Lee, and B. H. Lee, *Nanoscale* 7, 4013 (2015).
- [15] A. A. Sagade, D. Neumaier, D. Schall, M. Otto, A. Pesquera, A. Centeno, A. Z. Elorza, and H. Kurz, *Nanoscale* 7, 3558 (2015).
- [16] A. Zurutuza, and C. Marinelli, *Nat. Nanotechnol.* 9, 730 (2014).
- [17] D.M.A. Mackenzie, J.D. Buron, P.R. Whelan, B.S. Jessen, A. Silajdzic, A. Pesquera, A. Centeno, A. Zurutuza, P. Bøggild and D.H. Petersen, *2D Mater.* 2, 045003 (2015).
- [18] P. R. Kidambi, C. Ducati, B. Dlubak, D. Gardiner, R. S. Weatherup, M. - B. Martin, P. Seneor, H.Coles, and S. Hofmann, *J. Phys. Chem.* 116, 22492 (2012).
- [19] Information on graphene films from Graphenea available online at <http://www.graphenea.com/>
- [20] M. - B. Martin, B. Dlubak, R. S. Weatherup, H. Yang, C. Deranlot, K. Bouzehouane, F. Petroff, A. Anane, S. Hofmann, J. Robertson, A. Fert, and P. Seneor. *ACS Nano* 8, 7890 (2014).
- [21] B. Dlubak, P. R. Kidambi, R. S. Weatherup, S. Hofmann, and J. Robertson, *Appl. Phys. Lett.* 100, 173113 (2012).
- [22] A. C. Ferrari, *Solid State Commun.* 143, 47 (2007).
- [23] Z. Chen, W. Ren, B. Liu, L. Gao, S. Pei, Z. S. Wu, J. Zhao, and H.M. Cheng, *Carbon* 48, 3543 (2010).
- [24] D. M. Basko, S. Piscanec, and A. C. Ferrari, *Phys. Rev. B* 80, 165413 (2009).
- [25] JEDEC's "Interface Standard for Nominal 3V/3.3V Supply Digital Integrated Circuits" available online at <http://www.jedec.org/sites/default/files/docs/jesd8c-01.pdf>
- [26] P. Blake, K. S. Novoselov, A. H. Castro Neto, D. Jiang, R. Yang, T. J. Booth, A. K. Geim, and E. W. Hill, *Appl. Phys. Lett.* 91, 063124 (2007).
- [27] S. Kim, J. Nah, I. Jo, D. Shahrjerdi, L. Colombo, Z. Yao, E. Tutuc, and S. K. Banerjee, *Appl. Phys. Lett.* 94, 062107 (2009).