A 1-MHz Series Resonant DC-DC Converter With a Dual-Mode Rectifier for PV Microinverters

Yanfeng Shen, Student Member, IEEE, Huai Wang, Senior Member, IEEE, Zhan Shen, Student Member, IEEE, Yongheng Yang, Senior Member, IEEE, and Frede Blaabjerg, Fellow, IEEE

Abstract—The photovoltaic (PV) output voltage varies over a wide range depending on operating conditions. Thus, the PV-connected inverters should be capable of handling a wide input voltage range while maintaining high efficiencies. This paper proposes a new series resonant dc-dc converter for PV microinverter applications. Compared with the conventional series resonant converter (SRC), a dual-mode rectifier (DMR) is configured on the secondary side, which enables a twofold voltage gain range for the proposed converter with a fixed-frequency phase-shift modulation scheme. The zero-voltage switching (ZVS) turn-on and zero-current switching (ZCS) turn-off can be achieved for active switches and diodes, thereby minimizing the switching losses. Moreover, a variable dc-link voltage control scheme is introduced to the proposed converter, leading to a further efficiency improvement and input-voltage-range extension. The operation principle and essential characteristics (e.g., voltage gain, soft-switching, and root-mean-square current) of the proposed converter are detailed in this paper, and the power loss modeling and design optimization of components are also presented. A 1-MHz 250-W converter prototype with an input voltage range of 17 V – 43 V is built and tested to verify the feasibility of the proposed converter.

Index terms—PV microinverter, dc-dc converter, series resonant converter, wide input voltage range, 1-MHz frequency.

I. INTRODUCTION

Compared with central and string photovoltaic (PV) inverters, microinverters are favorable in low-power applications, due to the capability of module-level maximum power point tracking (MPPT), low installation efforts, easy monitoring and failure detection, and low maintenance cost [1]-[3]. Nevertheless, certain challenges remain for PV microinverters: 1) the efficiency performance of microinverters is relatively low compared with string inverters (e.g., the peak efficiency is around 99.2% in [4]); 2) there is a trend that microinverters will be incorporated into PV modules in the future [5], [6], which implies that microinverters should be more compact (i.e., high power density and low profile); 3) panel-embedded microinverters may be inevitably heated up by the PV panels, accelerating the degradation [7], [8]. Improving the power conversion efficiency and reducing power losses can be an effective way to enhance the energy yield and reliability of PV microinverters [3], [9].

In the literature, three power conversion structures can be found for PV microinverters, i.e., the high-frequency-link (single-stage) microinverter [10], pseudo-dc-link microinverter [11], and dc-link (two-stage) microinverter [12], [13]. The dc-link microinverters have the advantages of simpler structure, lower power decoupling capacitance, and easier performance optimization for each stage; therefore, recently, they attracted much interest [6], [9], [12]-[16]. Fig. 1 shows the configuration of a two-stage grid-connected PV microinverter system. Typically, the front-end dc-dc converter is controlled to achieve the MPPT of the PV module. Depending on the module characteristics and the operating conditions (i.e., the solar irradiance and ambient temperature), the output voltages of PV modules at maximum power points vary over a wide range (e.g., 20-40 V). Therefore, the dc-dc converter should be able to handle a wide input voltage range while maintaining high efficiencies. It is also required that the dc-dc converter should boost the low-voltage (< 50 V [6]) PV module output to a desired high voltage (at the dc link) in order to feed a grid-connected or standalone inverter [17]. Preferably, a high-frequency transformer is inserted into the front-end dc-dc stage to achieve the galvanic isolation, leakage current elimination, and a high voltage-boost ratio [13]. Furthermore, in order to reduce the system profile, it is required to increase the switching frequency and/or adopt low-profile passive components (e.g., planar magnetics [18] and low-profile decoupling capacitors [19]).

Traditional flyback converters with snubbers or active clamping circuits are simple in topology and low in cost; therefore they are adopted as the front-end dc-dc stage in some microinverters [20], [21]. However, the voltage stress of the

Manuscript received June 10, 2018; revised August 24, 2018; accepted October 8, 2018. (Corresponding author: Yanfeng Shen.)

This work was supported by the Innovation Fund Denmark through the Advanced Power Electronic Technology and Tools (APETT) project.

The authors are with the Center of Reliable Power Electronics (CORPE), Department of Energy Technology, Aalborg University, Aalborg 9220, Denmark (e-mail: yaf@et.aau.dk, hwa@et.aau.dk, zsh@et.aau.dk, yov@et.aau.dk, fbl@et.aau.dk).
primary switches is high and thus low-voltage MOSFETs with low on-state resistances cannot be used [22], [23]. In the phase-shift full-bridge dc-dc converter, the primary switches can achieve zero-voltage-switching (ZVS); however, it is challenged when operating in a wide voltage gain range, e.g., the narrow ZVS range for the lagging leg switches, duty cycle loss, large circulating current, and voltage spikes across the output diodes [24].

The LLC resonant converter is a promising topology in terms of high efficiency and high power density [24]-[27]. However, the primary concern for this topology is that the voltage gain range is not wide and thus hybrid control schemes [28]-[30] have to be applied, which increases the realization complexity of the MPPT. For instance, a full-bridge LLC resonant converter is designed for PV applications in [28]; however, the burst mode control has to be used in addition to the variable frequency control. In [29], a hybrid control combining the pulse-frequency modulation (PFM) and phase-shift pulse-width modulation (PS-PWM) is employed to a full-bridge LLC resonant converter to improve the efficiency, but the control complexity is significantly increased as well.

In addition to the hybrid control schemes, many modified LLC resonant converter topologies have been proposed [17], [31]-[41]. Structural modifications can be made to the primary-side inverter [31]-[35], the secondary-side rectifier [36]-[38], and the transformer/resonant tank [39]-[41]. Instead of the conventional half-bridge or full-bridge structure, a variable frequency multiplier is applied to the LLC resonant tank to extend the voltage gain range while maintaining high efficiencies [32]. In [33], the primary-side full-bridge inverter is replaced by a dual-bridge inverter; thus, a multi-level ac voltage can be applied to the resonant tank, and a twofold voltage gain range can be achieved; however, the primary-side switches have high turn-off currents, and may suffer from high off-switching losses when operating in high step-up applications (e.g., PV microinverters). By combining a boost converter with an LLC resonant converter, two current-fed LLC resonant converters are proposed in [34], [35]. Nevertheless, the primary-side switches share uneven current stresses, which may lead to high conduction losses as well as high off-switching losses. To avoid the high off-switching losses on the high current primary-side switches, [36]-[38] propose secondary-rectifier-modified LLC resonant converter topologies. Specifically, in [36] and [37], two diodes in the full-bridge rectifier are replaced with two active switches, yielding a controllable rectifier. In [38], two active switches are utilized to obtain a reconfigurable voltage multiplier rectifier, leading to a squeezed switching frequency range and improved efficiencies over a wide input voltage range; notably, the number of rectifier components is high (8 diodes + 2 active switches + 6 capacitors), and thus this topology may not be cost-effective for PV microinverter applications. Furthermore, [39]-[41] modify the transformer and resonant tank to extend the voltage gain range of the LLC resonant converter. In [39], an auxiliary transformer, a bidirectional switch (implemented with two MOSFETs in an anti-series connection), and an extra full-bridge rectifier are added to the conventional LLC resonant converter. Thus, the equivalent transformer turns ratio and magnetizing inductance can be adaptively changed in order to achieve a wide voltage gain range; however, the component count is high and the transformers utilization ratio is relatively low. To address the issues in [39] as well as to maintain high efficiencies over a wide input voltage range, Sun et al. [41] proposes a new LLC resonant converter with two split resonant branches; in this way, two operation modes, i.e., the low- and medium-gain modes, are enabled, and the gain range for mode transition is 1.5 times, leading to a smoother efficiency curve over the gain range. Moreover, in [40], a new transformer plus rectifier structure with fractional and reconfigurable effective turns ratios is proposed for a widely varying voltage gain.

As aforementioned, there is a trend to increase the switching frequency and lower the converter profile such that the microinverter can be mechanically and physically integrated with a PV module [5], [6]. Therefore, the MHz operation and design optimization of resonant dc-dc converters [42]-[48] are becoming attractive to achieve so. Notably, the reported peak efficiency of a 1-MHz LLC resonant converter has reached 97.6% with an optimal design of the integrated planar matrix transformer [46]. However, the voltage conversion ratios in these systems are fixed [43]-[48] or vary within a narrow range (±5%) [42], which is not suitable for PV microinverter applications where the dc-dc stage should handle a wide voltage gain range.

In light of the above, this paper proposes a new dual-mode rectifier (DMR) based series resonant dc-dc converter for PV microinverter systems. A twofold voltage gain range can be achieved with a fixed-frequency phase-shift modulation scheme. The active switches can turn on under zero-voltage switching (ZVS) and the rectifier diodes can turn off under zero-current switching (ZCS), leading to minimized switching losses. Also, a variable dc-link voltage control is applied, yielding a significant efficiency improvement and input-voltage-range extension. The experimental tests on a 1-MHz microinverter prototype show that the proposed converter can achieve high efficiencies over a wide input voltage range, i.e., $17 \text{ V} \rightarrow 43 \text{ V}$.

This paper is an expansion of our previous conference publication in [49] by adding two topology derivatives, detailed characteristics analysis, power loss modeling and design optimization of components, and 1-MHz experimental verifications. The contributions of this paper are summarized as:

i) three DMR-based series resonant dc-dc converter topologies are proposed for PV microinverter systems; ii) the operation principle, critical characteristics (including voltage gain, root-mean-square current, and soft switching), and design optimization of the basic DMR series resonant converter are analyzed in detail; iii) a variable dc-link voltage control is introduced to the proposed converter; iv) a 1-MHz microinverter prototype is built and tested to verify the feasibility of the proposed converter.

The remainder of this paper is organized as follows. Section II presents the operation principles of the proposed converter. In Section III, the key operating characteristics are analyzed and parameter design guidelines are presented. Then, the power loss modeling and design optimization of main components are performed in Section IV. After that, the control strategy, modulation implementation and extensive experimental tests are provided in Section V. Finally, conclusions are drawn in Section VI.
II. OPERATION PRINCIPLES OF THE PROPOSED CONVERTER

A. Topology Description and Operation Modes

The proposed DMR-based series resonant converter (DMR-SRC) is shown in Fig. 2. The DMR is implemented by adding a pair of anti-series transistors ($S_5,S_6$) between the midpoints of the diode leg $(D_1-D_4)$ and the output capacitor leg $(C_{o1} \text{ and } C_{o2})$. Thus, two rectifier modes can be achieved by controlling the anti-series transistors $S_5,S_6$:

1) Half-Bridge Rectifier (HBR) mode: when the anti-series transistors $S_5,S_6$ are triggered on, a half-bridge rectifier (voltage doubler) consisting of $D_1,D_2,S_5,S_6,C_{o1}$ and $C_{o2}$ presents on the secondary side;

2) Full-Bridge Rectifier (FBR) mode: when $S_5,S_6$ are disabled, there is a full-bridge rectifier $(D_1-D_4)$ on the secondary side.

Inspired by the dual-mode rectification concept, two extended series resonant dc-dc converters are derived for high-voltage output applications, as shown in Fig. 3. All the secondary diodes and transistors only need to withstand half of the output voltage $V_o$. By controlling the secondary-side active switches $S_3$ and $S_4$, a dual-mode rectifier can be formed on the secondary side, and therefore a wide voltage gain can be achieved. Nevertheless, this paper will only focus on the basic topology shown in Fig. 2.

A fixed-frequency phase-shift modulation is applied to the proposed DMR-SRC, as illustrated in Fig. 4. The primary-side diagonal switches are driven synchronously, and the upper and lower switches of each leg are phase-shifted by $\pi$. On the secondary side, the turn-on instant of $S_1$ is synchronized with that of $S_2$ and $S_3$, but the turn-off of $S_2$ is lagged by a phase of $\phi$ with respect to that of $S_2$ and $S_3$. The gate signal of $S_0$ is shifted by a phase of $\pi$ with that of $S_0$. It is noted that the fixed-frequency phase-shift modulation scheme is also applicable to the two extended topologies shown in Fig. 3(a) and (b).

With this modulation scheme, the voltage across the midpoints of the two primary-side switch legs, i.e., $v_{ab}$, is an ac square wave (with an amplitude of $V_{in}$) which applies to the transformer. In addition, the switching frequency $f_s$ is equal to the series resonant frequency of the resonant inductor $L_r$ and capacitor $C_r$, i.e., $f_s = f_r = 1/(2\pi\sqrt{L_rC_r})$.

The primary-side transformer current $i_p$ is the sum of the magnetizing current $i_{Lm}$ and the resonant current $i_L$ referred to the primary side, i.e.,

$$i_p = n(i_{Lm} + i_L) \quad (1)$$

where $n$ represents the transformer turns ratio.

The waveform of capacitor voltage $v_{Cr}$ has half-wave symmetry, i.e., $v_{Cr}(t) = -v_{Cr}(T_s/2)$ . Thus, the charge variation of the resonant capacitor over half a switching cycle $[0, T_s/2]$ can be obtained as

$$q_{hs} = \int_0^{T_s/2} i_{Lr}(t) dt = \int_0^{T_s/2} \frac{n}{2}\frac{V_{in}^2}{R_p} dt = \int_0^{T_s/2} \frac{n}{2}\frac{V_{in}^2}{R_p} dt = \frac{P}{2n^2f_v v_{in}^2} (2)$$

where $V_{in}$ denotes the initial resonant capacitor voltage at $t = 0$ (see Fig. 4), and $P$ is the transferred power.

The voltage gain of the converter and the inductors ratio of $L_m$ to $L_r$ are defined as $G = V_o/(nV_{in})$, and $m = L_m/L_r$, respectively. The quality factor is denoted as $Q = Z_r/R_p = P/(V_{in}^2 Z_r)$, in which the characteristic impedance $Z_r = \sqrt{L_r/C_r}$ . Thus the quality factor $Q$ is also termed as the normalized power.

The initial capacitor voltage $V_{Cr0}$ can be obtained from (2) as

$$V_{Cr0} = \frac{P}{4nf_v C_r V_{in}^2} = \frac{\pi GQV_o}{2} \quad (3)$$

The magnetizing current $i_{Lm}$ can be expressed as

$$i_{Lm}(\theta) = I_{Lm0} + \frac{n}{m}\frac{V_{in}}{\omega L_r} \theta = I_{Lm0} + \frac{n}{m}\frac{V_{in}}{\omega L_r} \theta \quad (4)$$

where $\theta = \omega t$, with $\omega = 2\pi f_s$ being the resonant angular frequency, and $I_{Lm0}$ represents the initial magnetizing current at $\theta = 0$. The peak magnetizing current $I_{Lmpk}$ is reached at $\theta = \pi$, i.e., $I_{Lmpk} = I_{Lm}(\pi)$. Due to the half-wave symmetry of the magnetizing current $i_{Lm}$, we have

$$I_{Lm0} = I_{Lm}(0) = -i_{Lm}(\pi) = -I_{Lmpk} \quad (5)$$

Substituting (5) into (4) yields the peak and initial magnetizing currents, i.e.,

$$I_{Lmpk} = -I_{Lm0} = \frac{\pi n V_{in}}{2mZ_r} = \frac{\pi V_o}{2mZ_r G} \quad (6)$$
**B. Operation Principle**

The key operating waveforms of the proposed DMR-SRC are shown in Fig. 4. Neglecting the deadtime, six stages can be identified over one switching cycle. Due to the symmetry of operation, only stages I-III over the first half switching cycle \([0, \pi]\) are described.

*Stage I* \((\theta \in [0, \phi], \text{see Figs. 4 and 5(a)})*: Before the time instant \(0, S_2, S_3\) and \(S_4\) are conducting. At \(\theta = 0\), \(S_2\) and \(S_3\) are turned off, the negative magnetizing current \(I_{Lmb}\) begins to charge/discharge the parasitic output capacitors \((C_{out1}-C_{out4})\) of primary-side switches, such that \(S_1\) and \(S_4\) can achieve ZVS-on. During this stage, \(S_3\) is turned on, and a half-bridge rectifier is formed on the secondary side. The voltage \(v_{cd}\) is clamped by half of the output voltage \(V_o/2\). The resonant inductor \(L_r\) and capacitor \(C_r\) resonate, and the resonant current \(i_{Lr}\) starts increasing from zero. When the parasitic output capacitor of \(S_4\), i.e., \(C_{outb}\), is fully discharged, the antiparallel diode of \(S_4\) begins to conduct. Thus, ZVS-on of \(S_4\) can be achieved subsequently by applying the turn-on gate signal. The governing differential equations in this stage are obtained as

\[
\omega_r L_r \frac{di_{Lr}(\theta)}{d\theta} = n v_{ab}(\theta) - v_{cd}(\theta) - v_{Cr}(\theta) = n V_{in} - V_o/2 - v_{Cr}(\theta) \tag{7}
\]

\[
\omega_r C_r \frac{dv_{Cr}(\theta)}{d\theta} = i_{Lr}(\theta)\]

Considering the initial conditions \(v_{Cr}(0) = V_{Cr0}\) and \(i_{Lr}(0) = 0\), (7) can be solved as

\[
\begin{align*}
\frac{i_{Lr}(\theta)}{sin \theta} &= \frac{r_1}{Z_r} \sin \theta = A_2 \sin \theta \\
v_{Cr}(\theta) &= -r_1 \cos \theta + n V_{in} - V_o/2
\end{align*} \tag{8}
\]

where \(r_1 = n V_{in} - V_o/2 - V_{Cr0}\), and \(A_1 = r_1 / Z_r\).

*Stage II* \((\theta \in [\phi, \alpha], \text{see Figs. 4 and 5(b)})*: At \(\theta = \phi\), \(S_5\) is turned off, the resonant current is diverted from \(S_5\) to \(D_4\), and a full-bridge rectifier is presented on the secondary side. Thus, the ac voltage \(v_{cd}\) is equal to the output voltage \(V_o\), causing the resonant current to decrease sinusoidally. The governing differential equations in this stage are

\[
\omega_r L_r \frac{di_{Lr}(\theta)}{d\theta} = n v_{ab}(\theta) - v_{cd}(\theta) - v_{Cr}(\theta) = n V_{in} - V_o - v_{Cr}(\theta) \tag{9}
\]

\[
\omega_r C_r \frac{dv_{Cr}(\theta)}{d\theta} = i_{Lr}(\theta)
\]

The inductor current and capacitor voltage at \(\theta = \phi\), i.e., \(i_{Lr}(\phi)\) and \(v_{Cr}(\phi)\), can be obtained from (8). Then, (9) can be solved as
A. DC Voltage Gain

Because of the half-wave symmetry of both the resonant inductor current $i_L$ and the capacitor voltage $v_C$, we have

$$ i_L(\pi) = -i_L(0) = 0 $$
$$ v_C(\pi) = -v_C(0) = -v_{C0} \quad (11) $$

Solving (3), (8), (10), and (11) yields the expressions for the voltage gain $G$ and phase angle $\alpha$ as

$$ G = \frac{V_o}{nV_{in}} = \frac{1}{2\pi Q(3 + \cos \phi)} \times \left\{ K + \frac{4\pi Q(4\pi Q + \sin^2 \phi) - \cos^3 \phi + 3 \cos \phi - 2}{2 + 4\pi Q - \cos \phi - \cos^2 \phi} \right\} \frac{4(\sin \phi)^2(1 + \cos \phi)}{7 + 24\pi Q + 32\pi^2 Q^2} \frac{1}{-4(1 + 4\pi Q) \cos \phi - (3 + 8\pi Q) \cos(2\phi)} $$

where

$$ K = \sqrt{8\pi Q(2\pi Q - \cos^2 \phi - \cos \phi + 2) + (1 - \cos \phi)^2} \quad (12) $$

According to (12), the voltage gain can be depicted in Fig. 6. It can be seen that the range of the voltage gain is always between 1 and 2 irrespective of the quality factor (i.e., the load). It should be noted that the inductors ratio $m = L_2/L_1$ does not affect the voltage gain. Therefore, the magnetizing inductance can be designed as a large value under the condition that the ZVS-on of primary-side switches can be achieved. Circuit simulations of the proposed converter are conducted, and the results are also presented in Fig. 6, which validates the obtained analytical gain model (12).

To compare, the voltage gain characteristics of the full-bridge series resonant converter (SRC) [50] and the full-bridge LLC resonant converter [25] are shown in Fig. 7. For the PFM-controlled SRC, the light-load gain range is narrow (e.g., 0.85-1 at a light load $Q = 0.1$) even within a wide normalized switching-frequency range $f_n \in [1, 5]$. The PFM-controlled LLC resonant converter has improved gain characteristics. However, the heavy-load gain range is still narrow (e.g., 1-1.47 at a heavy load $Q = 0.3$). In order to have a high full-load gain peak, the characteristic impedance $Z$ has to be decreased, resulting in a wider frequency range and/or increased conduction losses.

With the fixed-frequency PWM or phase-shift modulation (PSM) control, the gain ranges of the SRC and the LLC resonant converter are extended. However, the variation of the duty cycle $D$ is also wide. When the duty cycle $D$ is small, the conduction losses will rise and the soft-switching condition will be lost, because the peak magnetizing current is reduced dramatically in this case. In addition, when controlled with the PWM or PSM scheme, the primary-side (low-voltage and high-current side) switches of the SRC and LLC converter have to turn off at a large current, and thus the off-switching loss is large. By contrast, the peak magnetizing current of the proposed resonant converter does not vary significantly with respect to the voltage gain $G$: the variation range of $I_{Lmpk}$ is twofold according to (6). Therefore, the ZVS-on of the primary-side switches can be achieved while keeping the magnetizing...
inductance large. Moreover, the primary-side switches in the proposed converter are turned off at the small peak magnetizing current; thus, the off-switching loss is small as well.

Furthermore, the bill of materials (BOM) of the five topologies, i.e., the full-bridge SRC [50], the full-bridge LLC resonant converter [25], the proposed DMR-based SRC (see Fig. 2), and the derivatives A and B of the DMR-based SRC (see Fig. 3), is shown in Table I. The differences between the proposed and conventional topologies are highlighted in red. Compared with the conventional SRC and LLC resonant converter, the proposed DMR-based SRC (see Fig. 2) has a higher component count. More specifically, two active switches withstanding half of the output voltage are added on the secondary side, and the output capacitor is split into two low-voltage ones. Likewise, the proposed DMR-SRC derivatives A and B (see Fig. 3) also employ two secondary-side switches and two output capacitors in series. However, the secondary-side diode count is reduced from 4 to 2, and the voltage stress of the diodes is only half of the output voltage, which is beneficial to cost reduction.

### B. RMS Currents

The secondary and primary transformer RMS currents can be obtained by

\[
I_{lr, \text{rms}} = \sqrt{\frac{1}{\pi} \int_0^\pi i_{lr}^2(\theta) \, d\theta}
\]

\[
I_{p, \text{rms}} = \sqrt{\frac{1}{\pi} \int_0^\pi \left( i_{lr}(\theta) + i_{ln}(\theta) \right)^2 \, d\theta}
\]

The final expressions of \(I_{lr, \text{rms}}\) and \(I_{p, \text{rms}}\) are given in Appendix as (39). Fig. 8 shows the normalized RMS currents at different quality factors. The current normalization base is \(V_o/Z\). It can be seen in Fig. 8 that at heavy loads, the RMS resonant current \(I_{lr, \text{rms}}\) increases with respect to the voltage gain. The reason is that when the gain increases, the input voltage decreases and thus the RMS current increases if the power is fixed. However, at light loads, the RMS current firstly increases and then decreases. This is because the angle \(\alpha\) (see Fig. 4) is small at light loads when the voltage gain is in the middle area. A smaller \(\alpha\) means a larger RMS current if the power is fixed. For the primary transformer RMS current \(I_{p, \text{rms}}\), it is overall rising as the voltage gain \(G\) increases. However, at light loads, \(I_{p, \text{rms}}\) becomes flat with respect to \(G\). When comparing the two RMS currents, it can be obtained that the difference between them is small. It is because the inductors ratio \(m = L_2/L_1\) can be designed to be large for the proposed converter.
The characteristic impedance $Z_r$ has a significant impact on the RMS current characteristics when the load is fixed. Fig. 9 shows the full-load RMS current curves under different characteristic impedances $Z_r$ and voltage gains $G$. As can be seen, the full-load RMS currents decrease with respect to the increase of the characteristic impedance $Z_r$ except for $G = 1$ and $G = 2$ in Fig. 9(a). Considering the conduction losses, the characteristic impedance $Z_r$ should be designed as large as possible. Moreover, when the resonant frequency is fixed, a larger $Z_r$ means a larger $L_r$, which is beneficial to the short-circuit current suppression. However, a larger $Z_r$ also leads to a larger ac voltage ripple and a higher voltage peak over the resonant capacitor $C_r$. Therefore, a tradeoff should be made in practice.

C. Soft-Switching

Ideally, the primary and secondary MOSFETs can achieve the ZVS turn-on if $i_p(0)$ and $-i_p(\theta_d)$ (see Fig. 4) are negative, as analyzed in Section II-B. This ideal ZVS condition always holds, as indicated by (6) and (8). In practice, however, there are parasitic output capacitances in parallel with MOSFETs and diodes. Therefore, a certain amount of charge is required to fully discharge the output capacitance of the MOSFET during the deadtime interval, such that its antiparallel diode will conduct before the turn-on signal is applied [51]. Fig. 10 shows the ZVS mechanism of the primary and secondary transistors, and Fig. 11 illustrates the operating waveforms considering the deadtime and output capacitance of transistors. During the deadtime intervals, the output capacitances of the transistors are charged or discharged with $i_{p_{1}},i_{p_{2}}$, and/or $i_{d_{1}}$. It is assumed that $C_{oss1} = C_{oss2} = C_{oss3} = C_{oss4} = C_{oss5} = C_{oss6} = C_{oss7}$, and $C_{ossD1} = C_{ossD2} = C_{ossD3} = C_{ossD4} = C_{ossD5}$. Then, the voltage change and charge required for the ZVS-on can be obtained, as summarized in Table II.

**Primary-Side ZVS:** The ZVS-on realization of $S_1$ requires a complete charging of $C_{oss1}$ and a complete discharging of $C_{oss2}$ during the deadtime interval $t_{d,P}$, as shown in Fig. 10 (a) and Fig. 11. The total required charge $q_{req,P}$ (see Table II) can be divided into $q_{req,P2}/2$ within $[0, t_{dm}]$ and $q_{req,P2}/2$ within $[t_{dm}, t_d,P]$, as illustrated in Fig. 11. Due to the high nonlinearity of the parasitic output capacitance with respect to the drain-source voltage, the current waveforms $i_{Lm}$ and $i_p$ will not be distorted significantly during the deadtime interval [52].

To achieve the complete charging and discharging of output capacitances, the charge provided by the currents $i_{Lm}$ and $i_p$ (see Fig. 11) during the deadtime interval $[0, t_{d,P}]$ should satisfy

$$\begin{align}
\int_{0}^{t_{dm}} -i_{Lm}(\omega_r t)dt \leq & \int_{0}^{t_{dm}} -i_{Lm}(\omega_r t)dt \geq \frac{q_{req,P}}{2} \\
\int_{0}^{t_{dm}} -i_{Lm}(\omega_r t)dt \leq & \int_{0}^{t_{dm}} -i_{Lm}(\omega_r t)dt \geq \frac{q_{req,P}}{2} \\
\int_{0}^{t_{dm}} -i_{Lm}(\omega_r t)dt \leq & \int_{0}^{t_{dm}} -i_{Lm}(\omega_r t)dt \geq \frac{q_{req,P}}{2}
\end{align}$$

From (14), it is obtained that the inductors ratio $m$ should be designed according to

$$m = \frac{L_m}{L_r} \leq \min \left( \frac{2n i_{Lm}(2\pi - t_d \omega_r)}{8q_{req,P}Z_r + n v_{in} i_{Lm}^2 G(\pi G Q - 1) + 2} \right)$$

**Secondary-Side ZVS:** Before the output rectifier conducts, e.g., before $t = 0$ in Fig. 11, a capacitor network composed of $C_{ossD1}$-$C_{ossD4}$ and $C_{oss6}$ presents on the secondary side, as shown in Fig. 10 (b). By applying the Kirchhoff’s voltage and current laws to the capacitor network, the steady-state capacitor voltages (i.e., the voltages at $t = 0$), can be obtained as

$$\begin{align}
V_{D_{1,0}} &= \frac{V_o}{2} - (1 - \gamma)V_{ed,0} \\
V_{D_{2,0}} &= \frac{V_o}{2} + (1 - \gamma)V_{ed,0} \\
V_{D_{3,0}} &= \frac{V_o}{2} + \gamma V_{ed,0} \\
V_{D_{4,0}} &= \frac{V_o}{2} - \gamma V_{ed,0} \\
V_{D_{5,0}} &= 0 \\
V_{D_{6,0}} &= \gamma V_{ed,0}
\end{align}$$

where...
TABLE II
REQUITED MINIMUM CHARGE TO ACHIEVE ZVS FOR DIFFERENT SWITCH LEGS

<table>
<thead>
<tr>
<th>Commutation mode</th>
<th>Current to achieve ZVS</th>
<th>Output capacitor</th>
<th>Initial capacitor voltage at ( t = 0 )</th>
<th>Final capacitor voltage at ( t = t_d ) or ( t_s )</th>
<th>Absolute charge variation of a capacitor</th>
<th>Charge variation of an HB/T-type leg</th>
<th>Minimum charge ( q_{req} ) for ZVS-ON of all switches</th>
</tr>
</thead>
<tbody>
<tr>
<td>Primary side ZVS (see Fig. 9(a))</td>
<td>( i_{in} ) and ( i_p )</td>
<td>HB leg 1</td>
<td>( C_{oss} )</td>
<td>( V_m )</td>
<td>0</td>
<td>( V_o C_{oss,P} )</td>
<td>2( V_o C_{oss,P} )</td>
</tr>
<tr>
<td></td>
<td></td>
<td>HB leg 2</td>
<td>( C_{oss} )</td>
<td>0</td>
<td>( V_o )</td>
<td>( V_o C_{oss,P} )</td>
<td></td>
</tr>
<tr>
<td>Secondary side ZVS (see Fig. 9(b))</td>
<td>( i_o )</td>
<td>HB leg 3</td>
<td>( C_{oss,D}(t) )</td>
<td>0.5( V_o - (1 - \gamma)V_{o,D} )</td>
<td>0</td>
<td>( 0.5V_o - (1 - \gamma)V_{o,D} ) ( C_{oss,D} )</td>
<td>( 0.5V_o - (1 - \gamma)V_{o,D} ) ( C_{oss,D} )</td>
</tr>
<tr>
<td></td>
<td>T-type leg</td>
<td>( C_{oss,D}(t) )</td>
<td>0.5( V_o + (1 - \gamma)V_{o,D} )</td>
<td>( V_o )</td>
<td>( 0.5V_o + (1 - \gamma)V_{o,D} ) ( C_{oss,D} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( C_{oss} )</td>
<td>0.5( V_o - g V_{o,D} )</td>
<td>( V_o )</td>
<td>( 0.5V_o - g V_{o,D} ) ( C_{oss} )</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( C_{oss} )</td>
<td>( 0 )</td>
<td>( 0 )</td>
<td>( 0 )</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( C_{oss} )</td>
<td>( -g V_{o,D} )</td>
<td>( 0 )</td>
<td>( -g V_{o,D} ) ( C_{oss} )</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Fig. 12. Ranges of complete ZVS-on and incomplete ZVS-on for \( S_1 \) and \( S_2 \). The shaded area represents the range of incomplete ZVS-on, and the solid red line is the boundary between the complete and incomplete ZVS-on ranges.

\[
\gamma = \frac{2C_{oss,D}}{4C_{oss,D} + C_{oss,S}}
\]

\[
V_{cd,0} = -nV_{in} - V_{Cr0} = V_o \left( \frac{\pi GQ}{2} - \frac{1}{G} \right)
\]

(17)

The turn-on of \( S_6 \) is the turn-off of \( S_2 \& S_3 \) with a deadtime \( t_d = \phi_{dS} \), and the turn-on of \( S_1 \) is the turn-off of \( S_1 \& S_4 \) with the same deadtime \( t_d = \phi_{dS} \), as shown in Fig. 11. At \( t = t_d \), the secondary-side capacitors reach new steady states with the final voltages showing in Table II. Then, the absolute charge variation of each capacitor and the minimum charge \( q_{req,S} \) required for the secondary-side ZVS-on can be obtained, as listed in Table II. To achieve the ZVS-on operation for the secondary transistors \( S_3 \) and \( S_4 \), the charge variation is the less than the required one \( q_{req,S} \), i.e.,

\[
\int_0^\alpha f(\omega t) \int_0^{\phi/(\omega t)} A_i \sin(\omega t)dt \int_0^\phi f(\omega t) \int_0^{\phi/(\omega t)} A_i \sin(\omega t)dt + \int_0^\alpha f(\omega t) \int_0^{\phi/(\omega t)} A_i \sin(\omega t + \delta)dt \geq q_{req,S}
\]

(18)

Simplifying (18) yields the practical complete ZVS-on conditions for \( S_3 \) and \( S_5 \), i.e.,

\[
A_1 (1 - \cos \phi) + A_2 (\cos(\delta + \phi) - \cos(\delta + \alpha)) \geq \omega_d q_{req,S}
\]

(19)

If (19) is not satisfied, \( S_3 \) and \( S_5 \) will withstand incomplete ZVS-on. Nevertheless, the drain-source voltage of \( S_3 \) and \( S_5 \) is low, i.e., \( \leq V_o/2 \). Therefore, the turn-on losses are not significant even operating under an incomplete ZVS-on condition. Based on (19), the areas for the complete ZVS-on and incomplete ZVS-on of \( S_3 \) and \( S_5 \) can be obtained, as shown in Fig. 12. It is seen that the incomplete ZVS-on occurs only when the quality factor \( Q \) (i.e., the load) is very low (e.g., \( Q < 0.007 \) at \( G = 2 \)).

D. Design Guidelines

The flowchart of the design process for the main components of the proposed converter is shown in Fig. 13. Before the design, system specifications, e.g., the most possible PV voltage range, nominal output (dc-link) voltage, and maximum output power, are determined. Then, the voltage stresses of semiconductor devices and output capacitors can be obtained based on Table I. After that, the component parameters, e.g., output capacitances \( C_{o1} - C_{o2} \), transformer turns ratio \( n \), magnetizing inductance \( L_m \), and resonant tank \( (L_r \& C_r) \) can be determined. Subsequently, the current stresses of the main components can be calculated based on the mathematic models built in Sections II and III. Finally, the component selection and design optimization can be performed.

The parameter determination process is detailed as follows.

1) Output (DC-Link) Capacitances

The output capacitors of the proposed dc-dc converter also act as an energy buffer in the two-stage PV microinverter. The instantaneous feeding power to the grid contains a fluctuating power at twice the line frequency, whereas the PV output is dc power. Thus, the output (dc-link) capacitors are used to decouple the power mismatch. The electrical stresses over the dc-link capacitors can be calculated as [53]

\[
\Delta V_o \approx P / (2\pi f_o C_o V_o)\\ I_{C_o, rms} = P / (\sqrt{2} V_o)
\]

(20)

where \( f_o \) represents the line frequency, \( P \) is the average power injected to the grid, the equivalent output (dc-link) capacitance \( C_o = 1/(1/C_{o1} + 1/C_{o2}) \), \( \Delta V_o \) is the peak-to-peak ripple of the output voltage \( V_o \), and \( I_{C_o, rms} \) is the RMS current flowing through the output (dc-link) capacitors. Considering a 6%-voltage ripple on the dc-link voltage, the required minimum capacitance output capacitance equals 83 \( \mu \)F. In this design, two low-profile (height: 1.5 cm) 250-V 180-\( \mu \)F electrolytic capacitors are adopted and connected in series.

2) Transformer Turns Ratio and Magnetizing Inductance

The transformer turns ratio \( n \) is determined by
System Specifications

- Most probable PV voltage range $V_{in} \in [20 \text{ V}, 40 \text{ V}]$;
- Nominal output (dc-link) voltage $V_o = 400 \text{ V}$;
- Maximum output power $P = 250 \text{ W}$;

Voltage stresses of components

- Voltage stress of $S_1$-$S_4$, $V_n$
- Voltage stress of $S_3$-$S_6$, $V/2$
- Voltage stress of $D_1$-$D_6$, $V_o$
- Voltage stress of $C_{a1}$-$C_{a2}$, $V/2$

Output capacitances $C_{a1}$-$C_{a2}$

Transformer turns ratio $n$

Magnetizing inductance $L_m$

Resonant inductance $L_r$ and capacitance $C_r$

Parameter determination

Current stresses of components

Component selection and design optimization

\[ n = \frac{N_s}{N_p} = \frac{V_o}{G V_{in}} \]  

where $N_p$ and $N_s$ are the numbers of primary and secondary winding turns. Considering the ranges of the voltage gain $G$ (see Fig. 6) and the input voltage $V_{in}$ (see Fig. 13), the transformer turns ratio $n$ is chosen as 10.

For the magnetizing inductance $L_m$, it is used to assist the primary-side switches achieve the ZVS-on. A smaller $L_m$ leads to a higher magnetizing current, thereby being beneficial to ZVS-on. However, the conduction loss will be increased due to the higher circulating current (i.e., magnetizing current). Therefore, the design principle of $L_m$ is that it should be possibly large under the premise that the ZVS-on of $S_1$-$S_4$ can be achieved, as illustrated by (15).

3) Resonant Inductance and Capacitance

As analyzed in Section III-B, a trade-off between the RMS currents and the resonant capacitor voltage ripple (or peak voltage) should be made for the design of the characteristic impedance $Z_r$. Meanwhile, it is seen from Fig. 9 that the RMS current curves become flat when $Z_r$ exceeds a certain value (e.g., $175 \sim 225 \Omega$), which means that increasing $Z_r$ cannot further reduce the conduction losses. Therefore, the design of $L_r$ and $C_r$ follows

\[ f_r = f_r = \frac{1}{2\pi \sqrt{L_r C_r}} = 1 \text{ MHz} \]

\[ 175 \Omega \leq Z_r = \frac{L_r}{\sqrt{C_r}} \leq 225 \Omega \]

Solving (22) and considering the availability of resonant capacitors yield $L_r = 34 \mu\text{H}$ and $C_r = 7.5 \text{nF}$.

Fig. 13. Flowchart of the design process for the main components of the proposed converter.

\[ P_{S14,con} = 4 R_{S14,con} \left( I_{p,rms} / \sqrt{2} \right)^2 \]  

where $R_{S14,con}$ is the on-state resistance of the primary-side switches $S_1$-$S_4$.

As analyzed in Section III, the voltage stress of $S_1$-$S_4$ equals the input voltage $V_{in}$, which is determined by the PV module properties (e.g., number of cells and material) and environmental conditions (i.e., solar irradiance and ambient temperature). In this paper, a maximum input voltage of 43 V is considered for the proposed converter, and thus, the 80-V eGaN® FETs [54] from Efficient Power Conversion (EPC) Corporation are chosen for a sufficient voltage margin. The maximum RMS current flowing through $S_1$-$S_4$ is about $14.1 / \sqrt{2} = 10 \text{ A}$ (see Fig. 9(b)). Considering the availability of 80-V GaN transistors, EPC2029 is finally selected for the implementation of $S_1$-$S_4$.

IV. POWER LOSS MODELING AND DESIGN OPTIMIZATION

A. Power Semiconductors

1) Primary-Side Switches $S_1$-$S_4$

All the primary-side switches can achieve the ZVS-on and are turned off at the small peak magnetizing current $I_{m,pe}$.

Therefore, the switching losses of the primary-side switches are small and can be neglected. The total conduction losses of the four switches $S_1$-$S_4$ can be calculated as

### Table: Component Selection and Design Optimization

<table>
<thead>
<tr>
<th>Component</th>
<th>Price (Euro)</th>
</tr>
</thead>
<tbody>
<tr>
<td>GS66502B N\text{unit} = 2</td>
<td>\text{EPC2029}</td>
</tr>
<tr>
<td>GS66504B N\text{unit} = 4</td>
<td>\text{EPC2029}</td>
</tr>
<tr>
<td>GS66506T N\text{unit} = 6</td>
<td>\text{EPC2029}</td>
</tr>
<tr>
<td>GS66508B N\text{unit} = 8</td>
<td>\text{EPC2029}</td>
</tr>
</tbody>
</table>

(b) Market price of GaN Systems’ 650-V GaN eHEMTs with different numbers of die units; the survey was conducted at Mouser Electronics\textsuperscript{TM} in 2017.
2) Secondary-Side Switches S5-S6

The voltage stress of the secondary-side switches S5-S6 is half of the output voltage $V_o$. The maximum output voltage is 430 V in this paper, and the maximum withstand voltage of S5-S6 is about 215 V. Considering a 1.5-2 times voltage margin, the voltage rating of S5-S6 should be 322.5-430 V. However, the available voltage ratings of GaN transistors on the market were either below 200 V or above 600 V when the PV microinverter was designed in 2017. To the best of our knowledge, the 350-V and 400-V GaN transistors [55], [56] has not been commercialized until 2018.

For a series of GaN transistors with the same voltage rating, their current ratings and drain-source on-state resistances are achieved by employing different numbers of standard die units in parallel. For instance, the numbers of die units inside the 650-V GaN eHEMTs, GS66502B, GS66504B, GS66506T and GS66508B [57] are 2, 4, 6, and 8, respectively, as shown in Fig. 14(a). Their drain-source on-state resistances are inversely proportional to the number of die units, whereas the parasitic input and output capacitances of a GaN transistor are proportional to the total die area. Thus, the lower the drain-source on-state resistance, the higher the parasitic input and output capacitances. In this case, the gate drive loss and incomplete ZVS loss [61] will be increased. For the proposed converter, the incomplete ZVS range of S5-S6 is very small, as indicated in Fig. 12. Hence, the conduction loss and cost are the main factors affecting the selection of GaN transistors. Fig. 14 (b) shows the market price of the 650-V GaN eHEMTs of GaN Systems. It can be seen that the price of a GaN transistor increases with respect to the number of die units inside. As mentioned before, the on-state resistance and conduction loss can be reduced with a higher number of die units, but the implementation cost will be increased as well. Therefore, as a trade-off between the cost and the power conversion efficiency, GS66504B with $N_{units} = 4$ is selected for S5 and S6.

The secondary switches S5-S6 can achieve the ZVS-on operation, but are turned off with a relatively large current, as shown in Fig. 4. Therefore, there may be an amount of turn-off losses if the turn-off speed is not fast enough. A double-pulse testing setup has been built up in order to explore the turn-off power losses of GS66504B devices. The turn-off waveforms at $V_{ds} = 200$ V and $I_{ds} = 1.43$ A are shown in Fig. 15(a). When the gate voltage $V_g$ falls to below the threshold voltage, the channel is cut off quickly, but the drain-source voltage $V_{ds}$ has not significantly increased. Therefore, the drain-source current is diverted to the output capacitor of the GaN eHEMT, causing $V_{ds}$ to rise from 0 to 200 V. The measured turn-off energy loss is approximately equal to the energy stored in the output capacitor $C_{oss}$, as shown in Fig. 15(b). It should be noted that the calculated turn-off energy loss $E_{off}(\approx E_{oss})$ is not truly dissipated during the turn-off period. If the switch is subsequently turned on under hard switching, then the energy stored in the output capacitor $C_{oss}$, i.e., $E_{oss}$, will be dissipated on the channel. However, the switch in this converter can achieve the ZVS-on, which means that the energy stored in the output capacitor is transferred instead of being dissipated. Therefore, for the proposed converter, the secondary-side switches implemented with GaN HEMTs can achieve a quasi-lossless turn-off.

For the conduction loss of S5-S6, it can be calculated as

$$P_{S56,con} = 2R_{S56,on}I_{avg}^2$$

where $R_{S56,on}$ is the on-state resistance of S5 and S6, and $I_{avg}$ is the RMS current flowing through S5 and S6.

3) Secondary-Side Rectifier Diodes

The rectifier diodes $D_1$-$D_4$ are operating in the discontinuous conduction mode (DCM), and theoretically, the ZCS-off can be achieved for $D_1$-$D_4$, as shown in Fig. 4. In practice, however, the ZCS condition (i.e., $i_L(\alpha) = 0$) cannot be always guaranteed due to the resonance of the parasitic output capacitors of rectifier diodes, resonant capacitor $C_r$, and series inductor $L_s$. If $D_1$-$D_4$ are implemented with silicon ultrafast recovery diodes, the reverse recovery losses will be high at the 1-MHz switching frequency despite of a quasi-ZCS operation. Hence, four 600-V SiC Schottky diodes, C3D02060E, are utilized in order to ensure a negligible reverse recovery loss at the 1-MHz switching frequency.

The conduction loss of the rectifier diodes can be calculated as

$$P_{D,con} = 2(I_{D12,avg} + I_{D34,avg})V_F + 2(I_{D12, rms} + I_{D34, rms})R_D$$

where $V_F$ and $R_D$ are the voltage drop at the zero current and the resistance of the diode, respectively; $I_{D12,avg}$ and $I_{D34,avg}$ represent the average currents of $D_1$-$D_2$ and $D_3$-$D_4$, respectively; and $I_{D12, rms}$ and $I_{D34, rms}$ denote the RMS currents of $D_1$-$D_2$ and $D_3$-$D_4$, respectively.
B. Magnetic Components

Planar transformers and inductors are used in this research, and the magnetic core material is ML91S from Hitachi Metal, which has the lowest core loss density at the 1-MHz frequency among all available materials [46], [47]. Fig. 16 presents the power loss density data of the ML91S material under the sinusoidal excitation. With curve fitting, its Steinmetz parameters \( k, \alpha \) and \( \beta \) can be obtained, as shown in Fig. 16.

For the proposed converter, the magnetic cores are excited with nonsinusoidal voltages, and therefore, the core loss density can be calculated with the improved generalized Steinmetz equation (IGSE) [62]

\[
P_v = \frac{1}{T_s} \int_0^{T_s} \frac{k_B}{k} (\Delta B)^{3-\alpha} \, dt
\]

where

\[
k_i = \left( \frac{2 \pi}{\delta s} \right)^{\alpha-1} \int_0^{2 \pi} \frac{k}{|\cos \varphi|^{2 m - \alpha}} \, d \varphi
\]

The ac resistance of the winding increases dramatically with respect to the frequency due to the skin effect and proximity effect, and it can be calculated with the Dowell equation [63], [64]:

\[
\frac{R_{ac}}{R_{dc}} = \frac{\xi}{2 \left( \frac{\sinh \xi + \sin \xi}{\cosh \xi - \cos \xi} + (2m - 1)^2 \frac{\sinh \xi - \sin \xi}{\cosh \xi + \cos \xi} \right)}
\]

where \( \xi = h / \delta_s \), \( h \) is the thickness of PCB traces, \( \delta_s \) is the skin depth of the conductor, and \( m \) is a magnetomotive force (MMF) ratio.
Compared with the non-interleaving (see Fig. 17(a)) and interleaving (see Fig. 17(b)) winding arrangements, the arrangement 0.5P-S-P-S-0.5P (see Fig. 17(a)) enables the minimum MMF ratio for windings, and therefore the ac resistance can be reduced. In addition to the power loss, the intra- and inter-winding capacitances of planar transformers will affect the converter operation, and they should be controlled as low as possible for the proposed converter. It is proved in [65] and [66] that the arrangement 0.5P-S-P-S-0.5P can achieve the minimum stray capacitance while maintaining the lowest resistance.

Fig. 18 shows the calculated power losses of the planar transformers with different winding arrangements and different numbers of primary turns \( N_{p} \). As can be seen, the winding arrangement 0.5P-S-P-S-0.5P can achieve the minimum power losses compared with the other two arrangements. From Fig. 18, it can also be observed that with the increase of the number of primary turns \( N_{p} \), the core loss decreases, whereas the winding loss rises due to the increased resistance. The case when \( N_{p} = 2 \) allows the transformer to achieve the minimum power loss.

2) Resonant Inductor
The voltage across the resonant inductor can be obtained as

\[
v_{Lr}(t) = v_{at}(t) - v_{p}(t) + v_{c}(t)
\]  

(31)

Substituting (8) and (10) into (31) yields \( v_{Lr} \) over half a switching cycle [0, \( \pi \)], i.e.,

\[
\frac{dB}{dt} = \frac{v_{Lr}(t)}{N_{Lr}A_{c,Lr}},
\]

\[
= \frac{1}{N_{Lr}A_{c,Lr}} \left[ A_{1}Z_{r}\cos(\omega_{r}t) \right], \quad t \in [0, \phi / \omega_{r}]
\]

\[
= \frac{1}{N_{Lr}A_{c,Lr}} \left[ A_{2}Z_{r}\cos(\omega_{r}(t + \delta)) \right], \quad t \in [\phi / \omega_{r}, \alpha / \omega_{r}]
\]

(32)

where

\[
\phi = \arccos \left( 1 - \frac{4\pi QG(G - 1)}{2 - G(1 + \pi QG)} \right)
\]

(33)

For the magnetic flux density swing of the resonant inductor, it is related to the peak resonant current, which has three different cases, as illustrated in Fig. 19. Then, the flux density swing can be obtained as

\[
\Delta B_{Lr} = \frac{L_{r}}{N_{Lr}A_{c,Lr}} \left| \frac{2A_{2}Z_{r}}{\pi / 2 - \delta} \right| \frac{\pi / 2 - \delta}{2A_{1}} \frac{\pi}{2} \leq \phi \leq \pi
\]

(34)

where \( A_{1} = \frac{\tau_{a}}{Z_{r}}, \quad A_{2} = \sqrt{\frac{r_{2}}{Z_{r}}}^{2} + I_{Lr,d} \), and \( \delta = \arctan \left( \frac{r_{2}}{Z_{r}} / A_{2} \right) - \phi \cdot I_{Lr,d} = \left( \frac{\tau_{a}}{Z_{r}} \right) \sin \phi \).

The core loss can be subsequently calculated based on (26).

The magnetic core ER26/6/15 and 2-layer PCB windings (70-\( \mu \)m copper thickness for each layer) are used to implement the planar resonant inductor. The calculated power losses of planar inductors with different numbers of turns \( N_{Lr} \) are shown in Fig. 20. It is seen that \( N_{Lr} = 12 \) enables the inductor to achieve the minimum power loss.
C. Capacitors

The power losses in capacitors are generally composed of dielectric losses and thermal losses [67]. The dielectric losses associated with the cycle of charging and discharging of dielectrics are calculated as

$$ P_{Cd} = C_d |V_{Oa}| \int \tan \delta $$

(35)

where $\tan \delta$ is the dielectric loss factor of the chosen capacitor.

The thermal losses are derived as

$$ P_{CTh} = R_c I_{Lr,rms}^2 $$

(36)

where $R_c$ is the equivalent series resistance of the resonant capacitor $C_r$.

V. CONTROL STRATEGY, MODULATION IMPLEMENTATION, AND EXPERIMENTAL VERIFICATIONS

A. Control Strategy

Depending on the PV panel properties and the environmental conditions (i.e., the solar irradiance and ambient temperature), the PV output voltage and power at the maximum power points (MPPs) may change significantly. Fig. 21 depicts a typical operation profile, i.e., the maximum power with respect to the input voltage, for PV microinverter systems. In this case, the maximum power $P_{max}$ is 250 W when $V_o$ is within [25 V, 38 V], but $P_{max}$ declines when $V_o$ is out of this range. Six operating points are identified, as shown in Table III.

---

**Fig. 21.** Operation profile of the PV microinverter with fixed and variable DC-link voltage control schemes. The profile of the PV output power $P_{pv}$ is determined by different PV panels as well as the environmental conditions (i.e., the solar irradiance and ambient temperature).

**Fig. 22.** Control diagram of the proposed dc-dc converter with two operation modes: output (dc-link) voltage regulation or MPPT.

---

**Fig. 23.** Modulation waveforms based on TMS320F28075 DSP (a) $\phi > \phi_{oc}$, (b) $\phi \leq \phi_{oc}$. PRD1 and PRD2 represent the period registers of the two ePWM modules (ePWM1 and ePWM2). PHS2 is the phase register of ePWM2. CMP2A and CMP2B are the counter-compare A and B registers of ePWM2. CAU indicates the event when the counter CMP2 equals the active CMP2A resister and CTR2 is incrementing. CAD indicates the event when the counter CTR2 equals the active CMP2A resister and CTR2 is decrementing. CBU indicates the event when the counter CTR2 equals the active CMP2B resister and CTR2 is decrementing. Z and P represents the events when the counter equals zero and the period, respectively.

---

**Table III**

<table>
<thead>
<tr>
<th>Operating point</th>
<th>PV voltage $V_{pv}$</th>
<th>PV power $P_{pv}$</th>
<th>DC-link voltage $V_d$ under the variable DC-link voltage control</th>
<th>DC-link voltage $V_d$ under the fixed DC-link voltage control</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>17 V</td>
<td>170 W</td>
<td>340 V</td>
<td>NaN</td>
</tr>
<tr>
<td>B</td>
<td>25 V</td>
<td>250 W</td>
<td>340 V</td>
<td>400 V</td>
</tr>
<tr>
<td>C</td>
<td>30 V</td>
<td>300 W</td>
<td>340 V</td>
<td>400 V</td>
</tr>
<tr>
<td>D</td>
<td>34 V</td>
<td>340 W</td>
<td>340 V</td>
<td>400 V</td>
</tr>
<tr>
<td>E</td>
<td>38 V</td>
<td>380 W</td>
<td>380 V</td>
<td>400 V</td>
</tr>
<tr>
<td>F</td>
<td>43 V</td>
<td>400 W</td>
<td>430 V</td>
<td>NaN</td>
</tr>
</tbody>
</table>

---

**Fig. 24.** Control diagram of the proposed dc-dc converter with two operation modes: output (dc-link) voltage regulation or MPPT.
The transition time is less, so cpu,0

To demonstrate the feasibility of the proposed converter in both cases, a flexible control scheme is applied, as shown in Fig. 22. If operation mode 1 is enabled, the proposed dc-dc converter will be connected to a PV simulator and it will be controlled to achieve the MPPT; if operation mode 2 is selected, then the proposed converter will be powered by a dc power supply and it will be used to regulate the output voltage to the reference $V_{o,ref}$.

### B. Modulation Implementation

Two enhanced pulse width modulator (ePWM) peripherals of TMS320F28075 digital signal processor (DSP), i.e., ePWM1 and ePWM2, are utilized, and their output signals are EPWM1A/EPWM1B and EPWM2A/EPWM2B, respectively. EPWM1A and EPWM1B are the gate signals of $S_1$ and $S_2$, respectively. EPWM2A and EPWM2B are used to control $S_3$ and $S_6$, respectively. Each time-base counter $CTR$ of the ePWM module is running in the count-up-and-down mode, and the period registers of ePWM1 and ePWM2 are the same. The dead time of EPWM1A ($S_1$) and EPWM1B ($S_2$) is achieved by using the dead-band submodule of ePWM1. There is a phase shift $PHS1$ between the two counters ($CTR1$ and $CTR2$) of ePWM2 and ePWM1. The phase shift is used to generate the turn-on delay of $S_1$ and $S_6$ with respect to the turn-off events of $S_1$ and $S_6$, as indicated by $\phi_{d,s}$ in Fig. 11.

The values of the period registers $PRD1$ and $PRD2$ are determined by

$$PRD1 = PRD2 = f_s / (2f_{cpu})$$

(37)

where $f_{cpu}$ is the clock frequency of the microcontroller. For the two counter-compare registers $CMP2A$ and $CMP2B$, their values and actions generated by the “$CTR2 = CMP2A/B$” event are different in two cases:

$$CMP2A = \begin{cases} PRD2 \times (\phi - \phi_{d,s}) / \pi & \text{Action: EPWM2A clears at CAU}, \ \phi_{d,s} < \phi < \pi \\ PRD2 \times (\phi_{d,s} - \phi) / \pi & \text{Action: EPWM2A clears at CAD}, 0 \leq \phi \leq \phi_{d,s} \\ PRD2 \times (1 - (\phi - \phi_{d,s}) / \pi & \text{Action: EPWM2B clears at CBD}, \phi_{d,s} < \phi \leq \pi \\ PRD2 \times (1 - (\phi_{d,s} - \phi)) / \pi & \text{Action: EPWM2B clears at CBU}, 0 \leq \phi \leq \phi_{d,s} \end{cases}$$

(38)

The modulation scheme enables the converter control variable, i.e., the phase shift $\phi$, to be adjusted from 0 to $\pi$.

### C. Experimental Verifications

A 250-W converter prototype with the dimension of 14.8 cm \times 9.8 cm \times 2 cm has been built up, as shown in Fig. 24. The detailed parameters are listed in Table IV. The steady-state performance at the six operating points (see Table III) are shown in Fig. 25. As can be seen, the steady-state waveforms are in close agreement with the theoretical analysis in Section II.

The modulation scheme enables the converter control variable, i.e., the phase shift $\phi$, to be adjusted from 0 to $\pi$.
Then, the MPPT control mode (i.e., operation mode 1 in Fig. 22) is selected for the proposed dc-dc converter, and the experimental dynamic performance is tested, as shown in Fig. 27. It is seen that the proposed converter with the MPPT control enables the PV simulator to track its maximum power points under different conditions.

The soft-switching performance of the proposed converter is tested at different operating points, as shown in Fig. 28. Due to the symmetry of the topology and the modulation scheme, only the waveforms of $S_A$ and $S_B$ are given. As can be seen, the drain-source voltage has fallen to zero before the corresponding gate-source voltage rises to its threshold voltage. That is, the...
antiparallel diode conducts before the gate signal is applied. Thus, the ZVS-on is achieved, leading to a negligible turn-on loss for the switches.

The measured efficiency curves of the proposed converter with the variable dc-link voltage control (see Fig. 21) at different input voltages are shown in Fig. 29(a). As can be seen, peak efficiencies over 95% are achieved for a wide input voltage range, i.e., $V_{in} = 25$ V, 30 V, 34 V, 38 V and 43 V. The measured full-load (250-W) efficiency increases with respect to the input voltage. This is due to the fact that the RMS currents and conduction losses reduce as the input voltage rises. When the proposed converter is controlled to have a constant dc-link (output) voltage 400 V, the efficiency is measured at different input voltages $V_{in} = 25$ V, 34 V and 38 V, as shown in Fig. 29(b). It can be seen that the variable dc-link voltage control enables a significant efficiency improvement for the proposed converter. Moreover, the proposed variable dc-link voltage control allows
the converter to cope with a more wide input voltage range $V_{in} \in [17 \, \text{V}, \, 43 \, \text{V}]$ than the conventional fixed dc-link voltage control ($V_{in} \in [20 \, \text{V}, \, 40 \, \text{V}]$).

The power losses of the main components are calculated at different input voltages and control schemes, as shown in Fig. 30. Overall, the power semiconductors devices ($S_1$-$S_4$, $S_5$-$S_6$, $D_1$-$D_4$) and magnetic components (transformer $T_s$ and resonant inductor $L_r$) represent the major power loss sources. The power losses of $S_1$-$S_4$, $S_5$-$S_6$, $D_1$-$D_4$, and $L_r$ decline with respect to the increase of $V_{in}$, whereas the power loss of $T_s$ rises due to the increased core loss at a higher input voltage $V_{in}$. Meanwhile, it is seen from Fig. 30 that the power losses of $D_1$-$D_4$ become higher with the variable dc-link voltage control; it is because $D_1$-$D_4$ suffer from a higher rectifier current in comparison with the fixed dc-link voltage ($V_o = 400 \, \text{V}$) control. Nevertheless, the new control scheme enables to reduce the power losses of other main components $S_1$-$S_4$, $S_5$-$S_6$, $T_s$, and $L_r$. Therefore, higher power conversion efficiencies can be achieved for the proposed converter.

VI. CONCLUSION

In this paper, a new dual-mode rectifier based series resonant dc-dc converter is proposed for PV microinverter applications. The modulation, operation principles, and key characteristics are analyzed. A detailed power loss modeling and design optimization of main components are performed, and a variable dc-link voltage control scheme is introduced to the proposed converter. A 1-MHz 250-W converter prototype is tested and the experimental results have verified the theoretical analysis. The proposed converter with the variable dc-link voltage control can cope with a wide input voltage range, e.g., from 17 V to 43 V. The active switches and diodes can achieve ZVS-on and ZCS-off, respectively. Compared with the conventional constant dc-link voltage control, the proposed variable dc-link voltage control enables a remarkable efficiency improvement. High power conversion efficiencies (peak efficiency = 95.5 %) can thus be achieved over the wide input voltage range from 17 V to 43 V, as tested on the 250-W prototype. Therefore, the proposed topology is a promising converter candidate for PV microinverter systems.
The authors would like to thank Hitachi Metals, Ltd. for providing magnetic cores to the prototype.

The secondary and primary transformer RMS currents are expressed as

\[
I_{\text{LR,rms}} = \frac{\sqrt{A_1^2(\alpha - \sin \sigma \cos \phi) + A_2^2(\phi - \sin \phi \cos \phi)}}{2\pi} \]

\[
I_{\text{p,rms}} = \frac{V_o}{2 \pi mGZr} \left( \sum_{n=1}^{2} 2 \left( -2n + 2 + 2\pi + \sin \phi \right) \right) \]

where \( \alpha = \alpha - \phi \).

The resonant current in (8) and (10) can be expanded into its Fourier series:

\[
a_n = \frac{1}{\pi(n^2 - 1)} A_2 \left( (n + 1) \sin[n - (n - 1)\alpha] + (n - 1) \sin[n + (n + 1)\alpha] \right) + A_2 \left( -2n \sin(n\delta + \phi) \cos(n\phi) - \cos(n\delta + \phi) \sin(n\phi) \right) \]

\[
b_n = \frac{1}{\pi(n^2 - 1)} A_2 \left( (n + 1) \cos[n - (n - 1)\alpha] - (n - 1) \cos[n + (n + 1)\alpha] \right) + A_2 \left( -2n \sin(n\delta + \phi) \sin(n\phi) + \cos(n\delta + \phi) \cos(n\phi) \right) \]

Then, the RMS value of the \( n \)th harmonic of the resonant current can be obtained as

\[
I_{\text{LR,rms,n}} = \sqrt{\frac{a_n^2 + b_n^2}{2}} \]

REFERENCES


[21] T. Lodh, N. Pragallapati, and V. Agarwal, “Novel Control Scheme for Interleaved Flyback Converter Based Solar PV Microinverter to Achieve...
SHEN et al.: 1-MHZ SERIES RESONANT DC-DC CONVERTER WITH DUAL-MODE RECTIFIER FOR PV MICROINVERTERS


[28] S. Abdel-Rahman, “Resonant LLC Converter: Operation and Design,” Infineon Technologies North America, available online [2012], https://www.infineon.com/dgdl/Infineon-Design_example_resonant_LLCCconverter_operation_and_design-ANv01_00-EN.pdf?fileId=d8b3a30433a0b7a0013a4a60e3be664a1.


Huai Wang (M’12–SM’17) received the B.E. degree in electrical engineering and automation from Yanshan University, Qinhuangdao, China, in 2009 and the Ph.D. degree in power electronics from the City University of Hong Kong, Hong Kong, in 2012. He is currently an Associate Professor at the Center of Reliable Power Electronics (CORPE), Aalborg University, Aalborg, Denmark. He was a Visiting Scientist with the ETH Zurich, Switzerland, from Aug. to Sep. 2014, and with the Massachusetts Institute of Technology (MIT), USA, from Sep. to Nov. 2013. He was with the ABB Corporate Research Center, Switzerland, in 2009. His research addresses the fundamental challenges in modelling and validation of power electronic component failure mechanisms, and application issues in system-level predictability, condition monitoring, circuit architecture, and robustness design.

Dr. Wang received the Richard M. Bass Outstanding Young Power Electronics Engineer Award from the IEEE Power Electronics Society in 2016, and the Green Talents Award from the German Federal Ministry of Education and Research in 2014. He is currently the Award Chair of the Technical Committee of the High Performance and Emerging Technologies, IEEE Power Electronics Society, and the Chair of IEEE PELS/IAS/IE Chapter in Denmark. He serves as an Associate Editor of IET POWER ELECTRONICS, IET ELECTRONICS LETTERS, IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, and IEEE TRANSACTIONS ON POWER ELECTRONICS.

Yanfeng Shen (S’16) received the B.S. and M.S. degrees in electrical engineering and power electronics from Yanshan University, Qinhuangdao, China, in 2012 and 2015, respectively. He is currently working toward the Ph.D. degree in power electronics at the Center of Reliable Power Electronics (CORPE), Aalborg University, Aalborg, Denmark. He worked as an Intern at ABB Corporate Research Center, Beijing, China, from Aug. to Oct., 2015. His research interests include the reliability of power electronics, dc–dc converters and PV inverters.

Zhan Shen (S’16) received the B.E. degree in electrical engineering and automation from Nanjing University of Aeronautics and Astronautics in 2013, and M.E. degree in electrical engineering from Southeast University in 2016, both in Nanjing, China. He is a Ph.D. student at the Center of Reliable Power Electronics (CORPE), Aalborg University, Aalborg, Denmark. He was a research assistant and pursued his master thesis at the RWTH Aachen University, Aachen, Germany, from 2014 to 2016, and a Visiting Scientist with the Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, in 2018.

Yongheng Yang (S’12–M’15–SM’17) received the B.Eng. degree in electrical engineering and automation from Northwestern Polytechnical University, Shaanxi, China, in 2009 and the Ph.D. degree in electrical engineering from Aalborg University, Aalborg, Denmark, in 2014. He was a postgraduate student at Southeast University, China, from 2009 to 2011. In 2013, he spent three months as a Visiting Scholar at Texas A&M University, USA. Dr. Yang is currently an Associate Professor with the Department of Energy Technology, Aalborg University. He has been focusing on the grid integration of renewable energies, in particular, photovoltaics, power electronic converter design, analysis and control, and reliability in power electronics.

Dr. Yang served as a Guest Associate Editor of the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS. He is an Associate Editor of the CPS Transactions on Power Electronics and Applications and the Electronics Letters. Dr. Yang received the 2018 IET Renewable Power Generation Premium Award.

Frede Blaabjerg (S’86–M’88–SM’97–F’03) was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. From 1988 to 1992, he got the PhD degree in Electrical Engineering at Aalborg University in 1995. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of power electronics and drives in 1998. From 2017 he became a Villum Investigator. He is honoris causa at University Politechnica Timisoara (UPT), Romania and Tallinn Technical University (TTU) in Estonia.

His current research interests include power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics and adjustable speed drives. He has published more than 600 journal papers in the fields of power electronics and its applications. He is the co-author of four monographs and editor of ten books in power electronics and its applications.

He has received 28 IEEE Prize Paper Awards, the IEEE PELS Distinguished Service Award in 2009, the EPE-PEMC Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014 and the Villum Kann Rasmussen Research Award 2014. He was the Editor-in-Chief of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012. He has been Distinguished Lecturer for the IEEE Power Electronics Society from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011 as well as 2017 to 2018. In 2018 he is President Elect of IEEE Power Electronics Society.

He was nominated in 2014, 2015, 2016 and 2017 by Thomson Reuters to be among the most 250 cited researchers in Engineering in the world.