

# 1 Hardware Implementations of Computer Generated Holography: A 2 Review

3 **Youchao Wang<sup>a, b</sup>, Daoming Dong<sup>a, b</sup>, Peter J. Christopher<sup>a</sup>, Andrew Kadis<sup>a</sup>, Ralf  
4 Mouthaan<sup>a</sup>, Fan Yang<sup>a</sup>, Timothy D. Wilkinson<sup>a,\*</sup>**

5 <sup>a</sup>University of Cambridge, Centre for Molecular Materials, Photonics and Electronics, Department of Engineering, 9  
6 JJ Thomson Avenue, Cambridge, UK, CB3 0FA

7 <sup>b</sup>Both author contributed equally.

8 **Abstract.** Computer generated holography (CGH) is a technique to generate holographic interference patterns. One  
9 of the major issues related to computer hologram generation is the massive computational power required. Hardware  
10 accelerators are used to accelerate this process. Previous publications targeting hardware platforms lack performance  
11 comparisons between different architectures and do not provide enough information for the evaluation of the suitability  
12 of recent hardware platforms for CGH algorithms. We aim to address these limitations and present a comprehensive  
13 review of CGH-related hardware implementations.

14 **Keywords:** Computer generated holography (CGH), Central processing unit (CPU), Graphics processing unit (GPU),  
15 Field-programmable gate array (FPGA), Digital signal processor (DSP), Hardware accelerator, Holography, System-  
16 on-Chip (SoC).

17 \* Corresponding author: Timothy D. Wilkinson, [tdw13@cam.ac.uk](mailto:tdw13@cam.ac.uk)

## 18 1 Introduction

19 Holography is a technique used to record and reconstruct the entirety of an optical field.<sup>1</sup> This  
20 approach was pioneered by Dennis Gabor in 1948 as a two-step, lensless imaging process for  
21 improving the quality of electron microscopy.<sup>2</sup>

22 In the early days, holograms were primarily single-use as the only recording media available  
23 resembled photographic film. It was not until the mid-1960s when computer generated holography  
24 (CGH),<sup>3</sup> together with the noticeable improvements in technology, revolutionized the field and  
25 drew a significant amount of interest.

26 The late 1980s saw a further shift in holography from analogue to digital with the emergence  
27 of digital imaging sensors as well as increases in computational powers and electronic display  
28 devices such as digital micromirror devices (DMDs) and liquid crystal spatial light modulators


29 (LC SLMs). Holograms could, for the first time, be digitally captured, processed and displayed.  
30 Over time, holography has become regarded as a serious display technology for far-field and 3D  
31 applications.<sup>4</sup>

32 CGH is the field of algorithmically generating holographic interference patterns using digi-  
33 tal computers, with target applications including but not limited to display technologies<sup>5</sup>, wave-  
34 length selective switch (WSS)<sup>6</sup>, optical tweezers<sup>7</sup> and telecommunications.<sup>8</sup> Generating computer  
35 holograms in real-time is one of the key goals of research, with algorithms for CGH traditionally  
36 running on central processing units (CPUs). Despite recent increases in the processing power  
37 of CPUs, it remains insufficient for real-time photographic applications. Accelerated hardware  
38 platforms, including graphics processing units (GPUs), field programmable gate arrays (FPGAs),  
39 digital signal processors (DSPs), co-processors as well as application-specific integrated circuits  
40 (ASICs), are able to bring high fidelity holographic imagery to real-time applications.

41 Figure 1 shows a typical system setup for a CGH. The creation of the computer holograms can  
42 be divided into three parts:<sup>1</sup>

- 43 1. **Calculate:** to allow the computer to digitally, instead of optically, calculate the interference  
44 fringes for a target object;
- 45 2. **Encode:** to determine the method to represent or encode the computation results;
- 46 3. **Display:** to display the encoded fringes on a suitable medium.

47 CGH algorithms, regardless of them being point-source-based, polygon-based, layer-based,  
48 etc., would typically require a very high level of computational power. Hence, when designing any  
49 new holographic systems, the selection of a suitable hardware platform is the primary decision to  
50 be made.



**Fig 1** A typical system for computer generated holography consisting of three main components: a light source, a computer or hardware platform for interference pattern calculation and a device to display the hologram.<sup>4</sup>

51 To the best of our knowledge, there is no modern review paper that specifically targets the  
 52 hardware used for the generation and processing of computer holography. Previously published  
 53 survey papers<sup>9-14</sup> provide analyses and conceptual reviews of fast hologram generation algorithms.  
 54 Additionally, Shimobaba *et al.* in 2016<sup>15</sup> and 2019<sup>16</sup> provided overviews in terms of CGH-related  
 55 hardware implementations. However, all of the above reviews suffer from a lack of the following:

- 56 1. A comparison between different hardware platforms;
- 57 2. A dedicated discussion with respect to hardware implementations;
- 58 3. An assessment of the trade-offs between different development factors for a given hardware  
 59 platform;
- 60 4. An up-to-date review with respect to the most recent developments in modern hardware.

61 We aim, therefore, to provide review by comparing different hardware platforms and discussing  
 62 each platform's advantages and disadvantages. This review paper considers CPUs, GPUs, FPGAs  
 63 and other hardware accelerators in dedicated sections. For each platform, we provide a literature


64 survey on the applications utilizing these specific hardware platforms. This is followed by a dis-  
65 cussion of device properties, available development toolchains, the ease of development, and their  
66 advantages and disadvantages. We also present cross-platform comparisons to gain insights re-  
67 garding the use of different types of accelerators. Generally, we provide a thorough examination  
68 of the current state-of-the-art hardware implementations along with a review of their applications  
69 over the previous decade (2008-2020).

70 This literature survey is outlined as follows. Section 1 first introduces the field holography  
71 alongside key concepts and a discussion of the CGH challenges. CPU, GPU, FPGA and other  
72 platform implementations are discussed in Sections 2, 3, 4 and 5, respectively. Section 6 reports  
73 the comparison between different hardware platforms and provides in-depth discussion to guide  
74 hardware selections. Finally, the paper is concluded after presenting future work directions in  
75 Section 7.

### 76 *1.1 The hologram and the replay field*


77 In a classical imaging system, Figure 2, focusing optics are used to focus light scattered from a  
78 point of an object onto a corresponding point on a sensor (the recording device). In such a system,  
79 any different origin point on the object leads to a corresponding change in the position on the  
80 recording plane of the sensor. The loss of a portion of the sensor data will result in a corresponding  
81 loss in the image.

82 In a holographic imaging system, Figure 3, scattered light is collected without the use of a fo-  
83 cusing optics, instead interfering the scattered light with a reference beam. Replicating recording  
84 conditions allows for replication of the light field and the resulting image as depicted in Figure 4.  
85 The image is stored across all parts of the recording device leading and loss of a portion of the



**Fig 2** A classical optical imaging system.

86 recording only causes a loss in the quality of the image. The entire image can still be reproduced.




**Fig 3** A holographic imaging system for hologram recording.

87 Traditional analogue holography follows two steps known as recording and reconstruction:<sup>1,2,17</sup>

88 1. **Recording** - Figure 3 - A coherent, collimated light source is split into *object* and *reference*  
 89 beams. The object beam is directed onto a physical object and the resulting scattered light  
 90 interfered with the reference beam. The interference fringes are recorded on a photosensitive  
 91 film to produce the hologram.

92 2. **Reconstruction** - Figure 4 - A similar system is used to reproduce the hologram. An identi-  
 93 cal light source is directed onto the film leading to a visible output equivalent to viewing the



**Fig 4** A holographic projection system for hologram reconstruction.

94 object directly.

95 Computer generated holography goes further than this by using a known target or scene to  
 96 generate the reconstruction image, and thus eliminating the requirement of a recording step.

97 *1.2 Limitations of Computer Generated Holography (CGH)*

98 Computer generated holography promises a great deal; however, in practice there exist a number  
 99 of key limitations:

- 100 1. **Hologram representation.** Complex modulation schemes are achievable by several means  
 101 and methods<sup>18,19</sup>, despite the fact that display medium, such as SLMs, are still facing techno-  
 102 logical limitations to perform true arbitrary complex modulations. However, these methods  
 103 often require non-trivial modifications and device setups, consequently limiting the repre-

104 presentations of holograms. Moreover, the hardware manufacturing constraints limit the size  
105 and quality of the reconstructed holographic images as well as the viewing angle.<sup>16</sup>

106 2. **High computational power demand.** The hologram and object field is correlated by *Fourier*  
107 *transforms* for any given pixel display. For a single image frame with  $N \times N$  points or pix-  
108 els, the computation complexity can be as high as  $O(N^4)$ . By utilizing the power of fast  
109 Fourier transforms (FFTs), we are able to reduce this complexity to  $O(N^2 \log(N))$ . Un-  
110 fortunately, this is still computationally expensive, before even considering the inclusion of  
111 other operations for any given algorithms to produce high quality images and videos where  
112 the incorporation of visual effects such as shading<sup>20</sup>, occlusion effects<sup>21,22</sup>, directional scat-  
113 tering<sup>23</sup> are of great essence. Such high quality image demand is one of the key limitations.

114 3. **Downgrade of the replay field image quality.** The quality of the holographic reconstructed  
115 image would be affected by factors such as speckle noise<sup>13</sup>, ringing artifacts<sup>24</sup>, the opto-me-  
116 chanical properties of SLMs<sup>25</sup>, etc. Moreover, in real-world display devices are incapable of  
117 modulating light continuously; being limited to a number of discrete levels results in quan-  
118 tization artifacts which have an adverse effect on image quality.<sup>26</sup> During this process, the  
119 information stored in the interference pattern will be reduced, leading to a degradation in  
120 image quality.

121 A suitable hardware platform for CGH algorithm implementations needs to be selected in order  
122 to speed up the generation of computationally heavy holograms while ideally also improve replay  
123 field quality. In this paper, we aim to address this problem by providing a selection guideline for  
124 researchers and developers to choose the most suitable hardware platforms for computer hologram  
125 applications. While we stay focused on the hardware choice, it should be pointed out that such

126 choices are also intimately related to the algorithm selected as some would require more dedicated  
127 and specialized hardware resources as compared to others. A further discussion of such is outlined  
128 in Section 6.

129 We divide the current state-of-the-art hardware platforms into two categories: conventional  
130 processors where we refer to CPUs; and hardware accelerators such as GPUs, FPGAs, DSPs and  
131 co-processors. Traditionally, basic arithmetic calculations were done in CPUs. However, for cer-  
132 tain computationally expensive applications, there is a need for specialized architecture where the  
133 design is optimized for the application to accelerate performance.

134 Hardware accelerators were designed to tackle this issue by exploiting properties such as paral-  
135 lelism and application-specific dedicated hardware accelerations. These devices are usually based  
136 on different architectures and inherently make use of different development tools and utilities. The  
137 code and algorithm migrations between these hardware platforms are not often straightforward.  
138 They require a good understanding of the specific hardware architectures as well as microarchitec-  
139 tures in order to carry out code implementations and optimizations properly.

## 140 **2 Central Processing Units (CPUs)**

141 Since its invention in the early 1970s, CPUs have become the core of this ever-developing dig-  
142 ital world. Von-Neumann, Harvard architectures and their architectural variants will continue to  
143 dominate the market in the foreseeable future. The fundamental operations and underlying the-  
144 ories remained largely unchanged throughout the years. These CPUs are designed to complete  
145 computational tasks that are as general as possible. Unfortunately, it is this very generality which  
146 prevents CPUs from executing high-performance computational operations since they lack suffi-  
147 cient amount of parallelism within their architectures.<sup>27</sup>



148 It was not until 2005 when Intel introduced the Pentium D series—the first desktop-class  
149 dual-core processor—that exploited parallel processing for individual consumer computers run-  
150 ning multi-core processors. A typical contemporary computer with a multi-core processor can  
151 run tens and hundreds of tasks at any given time. Running multiple programmes simultaneously  
152 utilises concurrency by switching and jumping between different threads, or instruction streams,  
153 under real-time.<sup>28</sup> The job-switching operations take up and waste CPU cycles and would hence  
154 prevent the platform to run at optimal efficiency when performing multi-tasking and exploiting  
155 parallel processing.

156 For this paper, we will only evaluate Intel and AMD chip families as they are the two vendors  
157 to produce x86/64 architecture, the dominant high-performance CPU architecture at the time of  
158 writing, design.

### 159 *2.1 A platform for preliminary verification of algorithms*

160 Most hologram generation algorithms were developed on conventional computers, utilizing the  
161 power of the latest CPU chip families. Software-based algorithms run on CPUs to efficiently min-  
162 imize the development time and reduce the computational burden by exploiting advanced compu-  
163 tation libraries, software packages and other utilities.

164 Reported work based purely on CPUs form the preliminary analysis of various proposed com-  
165 puter hologram generation algorithms. Researchers tend to focus more on theoretical development  
166 rather than code optimization since conventional CPUs are not used for acceleration purposes.

167 Due to their commonality and the ease-of-use, the majority of work that incorporate CPUs often  
168 use them as the comparison baseline for algorithm implementations on other hardware platforms  
169 that utilize dedicated accelerators.

## 170 2.2 Available tools and utilities for CPUs

171 Since CPUs are the core components within a modern personal computer (PC) and workstation,  
172 the vast majority of software packages and development suites are readily available. Code and  
173 programmes can be written in many high-level languages, while low-level application program-  
174 ming interfaces (APIs) and frameworks, such as OpenMP and OpenCV, are also widely available.

175 As an API for shared memory multiprocessing, OpenMP is dedicated to high-level parallelism in  
176 Fortran and C/C++ programs.<sup>29</sup> Compiler directives, library routines as well as environment vari-  
177 ables can be used to optimize for multiprocessing by, for example, distributing workloads among  
178 the available threads and physical-cores.

179 We endeavour to conclude the tools and utilities that have been reported in previously published  
180 papers since 2008, as shown in Table 1. The most commonly used software application is Matlab,  
181 due to its simplicity and numerous package supports. No strict understandings in terms of hardware  
182 architectures and memory management are necessary when developing algorithms over Matlab, as  
183 compared to other realization methods. C/C++ tend to be the most popular programming language  
184 used for algorithm implementations. C/C++ programming libraries and functions, such as FFTW,  
185 cvDFT from OpenCV and custom library CWO++,<sup>30</sup> offer strong support for improved hologram  
186 generation performances.

## 187 2.3 The advantages and disadvantages of using CPUs

188 The most significant advantage of using CPUs for algorithm implementation is the short devel-  
189 opment time and sophisticated software toolchain support. Nearly all the software packages that  
190 can be found on other hardware accelerator platforms have the same or equivalent toolkits which  
191 are available on CPU-based PCs. These ranges from programming languages, such as C/C++ and

**Table 1** Tools and utilities employed for CPU implementations since 2008

Name	Category	Appearance	Year
Matlab	Software	Novel LUT algorithm, <sup>31</sup> Fast computation, <sup>32</sup> Compressed LUT algorithm, <sup>33</sup> Binary detour phase holograms, <sup>34</sup> Specific solutions for Gerchberg-Saxton (GS) algorithm, <sup>35</sup> Highly efficient calculation, <sup>36</sup> <b>Rotational transformation of wavefields</b> <sup>37</sup>	2008, 2009, 2013, 2014, 2019
CWO++ library (CWO: Computational Wave Optics)	Customized C++ library	CWO++ library (CWO for CPU), <sup>30</sup> Wavelet ShrinkAge-Based superposition (WASABI) using CWO++ <sup>38-40</sup>	2012, 2017, 2018
FFTW library	FFT library	Wavefront recording plane (WRP) GPU comparison, <sup>41</sup> CWO++ <sup>30</sup>	2009, 2012
Intel Math Kernel Library (MKL)	Math and FFT library	Polygon-based extremely high-definition projection <sup>42</sup>	2009
cvDFT (OpenCV)	FFT function from OpenCV	Wavefront recording plane <sup>43</sup>	2018
OpenMP	Multi-processing API	Baseline for multi-GPU cluster comparison <sup>44</sup>	2012
C	Programming language	Simulated annealing (SA) GPU comparison, <sup>45</sup> Multi-GPU cluster comparison <sup>44</sup>	2010, 2012
C++	Programming language	Polygon-based extremely high-definition projection, <sup>42</sup> WRP GPU comparison, <sup>41</sup> SA GPU comparison, <sup>45</sup> CWO++ and WASABI, <sup>30,38-40</sup> <b>Full colour and colour space conversion using WASABI</b> <sup>46</sup>	2010, 2012, 2017, 2018, 2019
Python	Programming language	Compressive-sensing GS <sup>47</sup>	2019

192 Python, compile-time and run-time libraries, to software packages.

193 Other merits of using CPUs are as follows:

194 1. **Comparatively high clock frequency:** Contemporary CPUs run in GHz domain as com-  
 195 pared to the frequencies in other hardware that are usually between hundreds of MHz to  
 196 above 1 GHz. Higher clock rates provide shorter clock cycles, consequently speeding up  
 197 sequential processes.

198 2. **Floating point precision:** CPUs tend to have better support for double-precision floating  
 199 point arithmetic from the tools that are available, although the use of full-precision compo-  
 200 nents can downgrade run-time execution speed.

201 The disadvantages are also apparent. CPUs are optimized for sequential operations and conse-  
 202 quently full parallelism cannot be achieved. **Although state-of-the-art CPUs at the time of writing**

203 feature a higher level of parallelism than older CPUs, with tens of cores being available in a sin-  
204 gle package, this pales in comparison to the massively parallel architectures of GPUs and FPGAs  
205 which feature thousands of parallel execution units. Moreover the software libraries and APIs to  
206 support parallelism, such as OpenMP which help shorten the developing time needed for multi-  
207 thread and multiprocessing applications, exist but require an advanced level of skills to utilize  
208 effectively.

#### 209 2.4 Reported work using CPUs

210 Most of the reported work covering CPU-based applications are for either algorithm developments  
211 or, more commonly, for establishing baselines for cross-platform performance comparisons.

212 The most common method to optimize the performance of hologram generation using a com-  
213 puter is to combine both CPUs and GPUs together.

214 Shimobaba *et al.* reported on the development of a C++ library CWO++, which is used for  
215 diffraction calculations.<sup>30</sup> This library has been developed to run on both CPU (CWO class) and  
216 GPU (GWO class, GPU-based wave optics), and has been used in various algorithm develop-  
217 ments.<sup>24,38–40,44,48–50</sup>

218 We aim not to thoroughly review the work that reports on CPU-based platform performance,  
219 as in the majority of cases the CPU results are used to provide a baseline performance reference.  
220 However, the baselines are subsequently encountered in several throughout the survey.

#### 221 2.5 Summary of CPUs

222 Contemporary CPUs offer insufficient performance for *real-time* CGH and hence it is not recom-  
223 mended to build a real-time holographic system based solely on them. Moreover, the readily avail-

224 ability of hardware accelerators, such as GPUs and FPGAs, provide further rationale for hologram  
225 generation algorithms to not be implemented purely on a CPU-only platform.

226 Algorithm developments in the initial phase, however, are one exception for purely CPU simu-  
227 lations and implementations, e.g., with MATLAB and Simulink, in order to significantly cut down  
228 the development time and improve the efficiency of research outputs. Moreover, this approach  
229 also encourages collaboration, lowering the skills and knowledge barriers for other research groups  
230 to replicate and improve the corresponding algorithms.

### 231 **3 Graphics Processing Units (GPUs)**

232 In both academia and industry, GPUs, being the dedicated graphics accelerators, have gained much  
233 attention since their introduction in the late 1990s.<sup>51</sup> Through the use of parallel operations, these  
234 accelerators maximise the performance of image- and video-related applications.

235 Benefiting from economics of scale, GPU products are cost-effective and readily available.  
236 High-end products with a large count of processing units that perform parallel half (16-bit), single  
237 (32-bit) and double (64-bit) precision floating point operations in parallel are eminently suitable  
238 for image and video processing applications. The introduction of compute unified device archi-  
239 tecture (CUDA)<sup>52</sup> by NVIDIA in 2007 further extends the ease of development and shortens the  
240 implementation as well as transplantation time. Due to their strong parallel performance and well-  
241 supported development environment, GPUs are one of the most effective hardware accelerators  
242 available on the market.

243 Traditionally, GPUs have been dedicated to graphics rendering. However, throughout years  
244 of development which have brought forth increases in computational power, contemporary GPUs  
245 are encroaching upon application domains that formerly belonged to high-end high-power CPUs.

246 These GPUs are regarded as general-purpose graphics processing units (GPGPUs). Non-specialized  
247 calculations, such as machine learning computations, scientific computations, heavy image/video  
248 editing, encryption/decryption, have been taken over by the use of GPGPUs based on their merits  
249 of having massive parallelism and large processing core counts as opposed to the traditional CPUs.

250 Two vendors, NVIDIA and AMD are major players in the graphics processing industry. Intel,  
251 with the recent development of its own GPU hardware, makes it another major producer of GPUs.  
252 However, based on the past lines of work, we will mainly focus the NVIDIA GPU families, since  
253 they are the most popular hardware platform used in the CGH and image processing community.<sup>53</sup>


### 254 3.1 *The parallelism in GPUs*

255 Architecturally, a GPU is significantly different from a CPU. The major difference being that  
256 GPUs exploit massive parallelism at the hardware level. A single mainstream contemporary GPU  
257 incorporates thousands of dedicated processor cores, whereas even the highest-end CPUs typi-  
258 cally contain less than 24 cores.<sup>54</sup> It is this inherent parallelism that provides high-performance  
259 computation capability for highly parallel problem spaces.

### 260 3.2 *GPU performance trends*

261 Over the years, NVIDIA brought out a range of core microarchitectures in their GPU series, target-  
262 ing both the professional high-performance uses as well as individual consumer level applications.

263 The last decade has seen a large increase in the performance capability of GPUs, as summarized  
264 in Table 2<sup>55,56</sup>. While the rated power consumption has remained relatively constant (at around  
265 200-300 Watts), we have seen a significant increase in processing power. Ever since Fermi be-  
266 ing regarded as ‘*the first complete GPU computing architecture*’<sup>57</sup>, ten years has seen NVIDIA



**Fig 5** A typical parallel pipeline overview of an NVIDIA GPU consisting of streaming multiprocessors each containing a number of cores and functional units.

267 working on incorporating advanced shaders, hardware ray tracing and many high performance  
 268 functionalities, with larger and faster processing capability and speed for not only graphics render-  
 269 ing but more general purpose usages<sup>58</sup> Consider the floating point operations per second (FLOPS)  
 270 performance of a top-end GPU. Between 2008 and 2018, the performance has increased from 432  
 271 GFLOPS to 16312 GFLOPS, an improvement of more than 37 $\times$ .

272 GPU designs vary between different microarchitectures and production families. Figure 5  
 273 shows a typical structural overview of an NVIDIA GPU with numerous streaming multiprocessors  
 274 (SM) consisting of shared memories, L1/L2 caches, CUDA cores, arithmetic units (e.g. double  
 275 precision unit), load/store (LD/ST) units, etc. This architectural setup reveals the high level of  
 276 inherent hardware parallelism within modern GPU devices.

**Table 2** Microarchitectures since 2008 and their representative flagship GPU products (SP: single precision floating point)<sup>56</sup>

Model	Year of launch	Microarchitecture	Transistors (million)	Fab (nm)	GFLOPS	TDP (watt)
9800 GTX	2008	Tesla	754	65/55	432	140
GTX 295	2009	Tesla	2× 1400	55	1192.3	289
GTX 480	2010	Fermi	3000	40	1344.96 (SP)	250
GTX 590	2011	Fermi	2× 3000	40	2488.3 (SP)	365
GTX 690	2012	Kepler	2× 3540	28	2× 2810.88 (SP)	300
GTX TITAN	2013	Kepler	7080	28	4499.7 (SP)	230
GTX TITAN Z	2014	Kepler	2× 7080	28	8121.6 (SP)	375
GTX TITAN X	2015	Maxwell	8000	28	6604.8 (SP)	250
GTX TITAN X 2	2016	Pascal	12000	16	10974.2 (SP)	250
GTX TITAN V	2017	Volta	21100	12	14899.2 (SP)	250
GTX TITAN RTX	2018	Turing	18600	12	16312.32 (SP)	280

### 277 3.3 Available tools and utilities for GPUs

278 Two utilities are widely used: Compute Unified Device Architecture (CUDA) platform and Open  
279 Computing Language (OpenCL) framework.

280 In 2007, a parallel computing platform and application programming interface (API) model,  
281 CUDA was released by NVIDIA. Prior to the introduction of CUDA, graphics and GPU program-  
282 ming skills for use in tools such as Direct3D, DirectX and OpenGL, with a good understanding in  
283 High Level Shader Language (HLSL) were required in order to take advantage of the high com-  
284 putational performance of graphics cards.<sup>59</sup> CUDA, however, only required standard C/C++ or  
285 Fortran programming language skills as the bare minimum.

286 As of the writing of this review, CUDA has iterated to its tenth generation (10.1) and comes  
287 with both compile-time and run-time libraries.<sup>52</sup> In particular, the CUDA fast Fourier transform  
288 (cuFFT) library enables high-performance FFT and IFFT computations similar to the FFTW li-  
289 brary.<sup>60</sup> Other useful libraries provided includes but not limited to a basic linear algebra subrou-  
290 tine library, cuBLAS, useful for linear algebraic operations; a random number generation library,  
291 cuRAND, useful for random phase generations; and a parallel algorithms and data structures li-  
292 brary, Thrust, to accelerate operations such as sum and average as well as boundary (maximum



293 and minimum) search algorithms in parallel.

294 Developing programmes over CUDA is straightforward with the support of a modified C pro-  
295 gramming language dedicated to the CUDA framework.

296 Additionally, vendors such as NVIDIA and AMD have all provided full support and have  
297 released the implementations of OpenCL for their GPUs. OpenCL is a framework with low-level  
298 APIs for cross-platform computing. Developers can use the provided APIs from OpenCL to write  
299 programmes that run across CPUs, GPUs, etc., with C programming language. However, it is worth  
300 noting that a study (not related to holography) conducted by Memeti *et al.* in 2017 suggested that  
301 CUDA outperforms OpenCL in terms of productivity, requiring two times less programming effort  
302 for a specific benchmark suite.<sup>61</sup>

303 Matlab, in the meantime, provides a parallel computing toolbox for GPU computing. Despite  
304 some limitations, it is argued that combining both CUDA kernels and Matlab support (using the  
305 Parallel Computing Toolbox) can further improve and smooth the programming process.<sup>34,62</sup> No  
306 knowledge in CUDA is needed while exploiting the parallel computing capabilities for CGH-  
307 related computation speed-ups.

### 308 3.4 The advantages and disadvantages of using GPUs

309 GPUs are used for accelerating the processing of images and videos at birth. The hardware archi-  
310 tectures are specially designed for this purpose by highly optimizing the parallel characteristics in  
311 both hardware and software.

312 The key advantage of GPGPUs is that they can be programmed using high-level programming  
313 languages such as C/C++, making code development and corresponding debug processes faster  
314 and easier than in other platforms such as FPGAs.

315 As shown in Table 2, one of the major disadvantages of using GPUs for algorithm implemen-  
316 tation is their high power consumption. The thermal design power (TDP), which is the maximum  
317 amount of heat generated by the chip during operation and which serves as a basic indicator of  
318 power consumption, is typically around 200-300 watts.

319 A good understanding of GPU microarchitectures and, in particular, memory management is  
320 required for speed optimization, although dedicated utilities tend to offer modest support for the  
321 managing of the memory.

322 More importantly, most of the GPUs cannot work as a standalone platform. A system incorpo-  
323 rating CPUs and other essential hardware devices tend to create limits on data throughput during  
324 read, fetch and write operations and would increase the overall power consumption. Additionally,  
325 this level of integration introduces a data transfer bottleneck, which downgrades the overall per-  
326 formance of the platform. The speed for data transfers between the host PC and the GPU or GPU  
327 cluster would even slow down when the implementation has not been properly optimized.

### 328 *3.5 The development time using GPUs*

329 The use of CUDA makes GPU implementations simpler. The majority of the development time  
330 will be spent on software coding using C/C++ programming language.

331 The major difficulty in the development of GPU hologram generation application is to optimize  
332 the codes for the potentially high-throughput and heavy computational requirements. This requires  
333 a good understanding of the GPU architectures, as well as hardware and software optimization  
334 techniques. However, since most of the fast algorithms implemented, such as in work,<sup>45,66,73,74</sup>  
335 require less sophisticated operations, the optimization can be based purely on increasing the data  
336 throughput and improving the computational power with parallel processing.

**Table 3** A summary of CGH implemented on GPUs since 2008

Project and application (year)	Implemented algorithm	Hardware model (GFLOPS SP based on <sup>56</sup> )	Performance
Holographic optical tweezers and 4 $\pi$ -microscopy (2008) <sup>63</sup>	Gerchberg-Saxton algorithm	Geforce 8800 GTX (345.6) and 8800 GTS (416)	One GS loop at 512 $\times$ 512 in 16.5 msec
Data-parallel computing for point cloud (2009) <sup>64</sup>	Nonuniform sampling, Common visibility group (CVG) approximation	Geforce 9800 GX2 (2 $\times$ 384)	Non-uniform 7592 points in 10.3 sec, CVG in 5.07 sec
Depth buffer rasterization for 3D display (2009) <sup>21</sup>	Ray tracing algorithm with precomputed look-up tables	Geforce 8800 GT (336)	266 sampling rays with 12 quads in 1.37 sec
Colour reconstruction system with GPU (2009) <sup>65</sup>	1000-point based	Geforce GTX280 (622)	1400 $\times$ 1050 in 31 msec
Fast CGH using S-LUT (2009) <sup>66</sup>	Split look-up tables	GTX 285 (708.48)	700 $\times$ faster than LUT on Intel Core i7 965 for object point larger than 40k
Ray-tracing (as the baseline reference) using GWO library <sup>41</sup>	Ray-tracing algorithm	GTX 260 (approx. 550)	48277 points 3D object in 1380 msec
Real-time CGH using multiple GPUs (2010) <sup>67</sup>	1000-point based	3 $\times$ GTX 285 (708.48 per GPU)	1000 points per colour at 22 FPS
CGH with AMD (2010) <sup>68</sup>	1024-point based	AMD RV870 (unknown) comparing NVIDIA GTX 260 (approx. 550)	1920 $\times$ 1024 in 31 msec
GPU acceleration using SA (2010) <sup>45</sup>	Simulated annealing	NVIDIA GTX 260 (approx. 550)	Performance improvement of more an order of magnitude compared to using CPU only
Holographic optical tweezers algorithm implementation (2010) <sup>69</sup>	Superposition algorithm, weighted Gerchberg-Saxton algorithm	GTX 260 (approx. 550)	350 $\times$ (SR) and 45 $\times$ (GSW) faster than Intel Pentium D
Interpolated wavefront-recording plane (2011) <sup>70</sup>	Interpolated wavefront-recording plane (IWRP) approach	GTX 580 (1581.1)	2048 $\times$ 2048 in 25 msec
CWO++ library performance benchmark (2012) <sup>30</sup>	Gerchberg-Saxton algorithm	GTX 460M (518.4), GTX 295 (1 chip, approx 600), GTX 580 (1581.1)	2048 $\times$ 2048 Two magnitudes faster than an Intel Core i7 740QM
GPU cluster for divided CGH (2012) <sup>44</sup>	Optimized 2048-point based	12 $\times$ GTX 480 (1344.96 per GPU)	6400 $\times$ 3072 in 55 msec
GPU cluster for distributed hologram computation (2013) <sup>71</sup>	Split look-up table	9 $\times$ GTX 590 (2488.3 per GPU) and 14 $\times$ Quadro 5000 (722.3 per GPU)	A computation cluster with 32.5 TFLOPS computing power
Binary detour-phase holograms (2013) <sup>34</sup>	Binary detour-phase method	NVIDIA TESLA C2050 (1030.4)	35 $\times$ -53 $\times$ speedup compared to AMD Phenom 9850 CPU
Localized error diffusion and redistribution (2014) <sup>72</sup>	Localized error diffusion and redistribution (LERDR) algorithm	GTX 590 (2488.3)	2048 $\times$ 2048 in 6 msec
3D binary CGH (2014, 2015) <sup>73,74</sup>	Precalculated triangular mesh	GTX 770 (3213.3)	Performance is better than point-based methods but slower than triangle-based algorithm
3D object tracking mask-based novel-look-up-table (2015) <sup>75</sup>	<b>OTM-NLUT</b>	3 $\times$ GTX TITAN (4499.7)	31.1 FPS of Fresnel CGH patterns
Fourier hologram benchmarking (2015) <sup>62</sup>	Kinofrom, Detour Phase, Lee and Burckhardt methods	NVIDIA TESLA C2050 (1030.4)	Speed-up of up to 68 $\times$ compared to AMD Phenom 9850 CPU
Fast occlusion processing (2016) <sup>76</sup>	Point-source and wave-field hybrid	GTX 780Ti (5045.7)	1024 layers with 6.7 million points 21.28 msec
GPU for block-based parallel processing (2018) <sup>77</sup>	10K-point based	GTX 1080Ti (11339.7)	1024 $\times$ 1024 in 18.7 msec
Photorealistic CGH benchmark (2018) <sup>43</sup>	Backward ray-tracing and wavefront-recording planes (WRPs)	Quadro M5000 (4300.8)	1920 $\times$ 1080 in 20 msec
<b>Real-time colour holographic reconstruction (2020)<sup>78</sup></b>	<b>Point cloud based</b>	<b>13<math>\times</math>GTX TITAN X (8000)</b>	<b>1920<math>\times</math>1080 RGB + alpha coloured at 38.31 FPS</b>

### 3.6 Reported work using GPUs

In 1995, Lucente and Galyean demonstrated the first published result of CGH generation using a computer graphics workstation.<sup>79</sup> The achieved performance was calculated using eight 128 $\times$ 60 pixels full-colour images, which lead to a replay field of a 3D object with different viewing angles. At that time, the calculation time of 2 seconds over the graphics workstation was 100 times faster than a conventional computer.

Later in 2003, Petz and Magnor used an NVIDIA Geforce 4600Ti to generate the interference fringes for holograms.<sup>80</sup> In their work, the authors assessed both the GPU performance and the

345 computational time dependency based on the resolution of holograms. For an object that contains  
346 1024 light source points, it takes 0.96s and 3.86s to calculate the corresponding holograms of the  
347 resolutions of  $512 \times 512$  and  $1024 \times 1024$ , respectively.<sup>80</sup>

348 Before the introduction of CUDA, the graphical API OpenGL was used to compute holograms,  
349 as was reported in 2006<sup>81</sup> and 2009<sup>21</sup>, however, the performance was not promising. Additionally,  
350 a real-time reconstruction system for an  $800 \times 600$  64-point based 3D object CGH was reported in  
351 2006 using HLSL and DirectX API, achieving a calculation speed  $47 \times$  faster than a Pentium 4  
352 CPU.<sup>59</sup>

353 The use of OpenCL for parallel computing to generate holograms with an AMD HD5000 was  
354 reported by Shimobaba *et al.* in 2010.<sup>68</sup>

355 Since the release of CUDA, there has been a surging interest in the generation of computer  
356 holograms utilizing the full credibility and computational power of GPUs.

357 The GPU microarchitectures have changed remarkably throughout the past decade, and the  
358 increased computational power produced an improvement of at least ten times. This performance  
359 improvement can also be seen in the reported literature.

360 Shiraki *et al.*<sup>65</sup> in 2009 reported a 1000 point light source (3D object) real-time holographic  
361 video generation system using an NVIDIA GTX 280 utilizing Tesla microarchitecture. The gen-  
362 erated hologram resolution was  $1400 \times 1050$  pixels. The performance was later surpassed by the  
363 introduction of GTX 1080Ti with Pascal microarchitecture in 2018.<sup>77</sup> The system reported by  
364 Kim *et al.* can produce real-time high definition (HD) holographic generation and projection using  
365 10,000 points of light, a ten-times increment in terms of object-point counts than that of the system  
366 reported in.<sup>65</sup>

367 Table 3 provides a summary of some of the hardware implementations using different hologram  
368 generation algorithms in recent literature.

### 369 3.7 Summary of GPUs

370 Traditionally, GPU vendors design their line of products in order to carry out single precision float-  
371 ing point operations effectively.<sup>82</sup> Throughout the years, these vendors have worked to redesign  
372 their products to allow for the use of half-precision numbers and fixed points.

373 GPUs are by design powerful single and double precision floating point hardware accelera-  
374 tors, recent trends have led to the use of half-precision and fixed-point arithmetic, which further  
375 enhanced the computational speed while making a trade-off in terms of precision.

376 Due to the hardware and manufacturing constraints, the number of streaming (CUDA) cores  
377 that can be embedded within a single GPU is limited. Therefore, in order to speed up the hologram  
378 generation process, one practical solution is to form a GPU cluster using multiple GPUs. This can  
379 be done either in a single stand-alone system<sup>67</sup> or over a dedicated network.<sup>44</sup>

380 In general, GPU offers a strong candidate for CGH systems.

## 381 4 Field Programmable Gate Arrays (FPGAs)

382 Field programmable gate arrays (FPGAs) are highly-configurable integrated circuits capable of  
383 being reprogrammed by designers after manufacture. This degree of flexibility enables designers  
384 users to implement logical hardware designs during their product's development stage and to assess  
385 performance before the fabrication of expensive application specific integrated circuits (ASICs).

386 The three traditional vendors in this field have been Intel, Xilinx and Lattice. However, the  
387 growth of the market has seen additional vendors arise such as GOWIN Semiconductors. The cost

388 for a single FPGA chip ranges from several dollars at the low-end to tens of thousands of dollars  
389 depending on the performance and hardware requirements as well as the market capability.

390 As shown in Figure 6, a typical FPGA architecture consists of the following five fundamental  
391 elements:<sup>82,83</sup>

392 1. **Functional unit:** A fundamental programmable cell that implements both combinational  
393 and sequential circuits. Depending on the vendors, these logic cells have been given different  
394 names, e.g., Intel names these cells as logic array blocks (LABs), whereas Xilinx calls them  
395 configuration logic blocks (CLBs).


396 2. **Interconnect fabric:** A mesh of programmable wires to establish the signal connections  
397 between functional units and inputs/outputs (I/Os).

398 3. **Configuration memory blocks:** A portion of on-board memory which stores the synthe-  
399 sized bitstream contents for the use of programming the functional units and fabrics.

400 4. **I/O interfaces:** General purpose inputs and outputs connect the signal from the integrated  
401 circuit to physical peripherals and I/O pins.

402 5. **Digital signal processing blocks:** Recent FPGAs incorporate dedicated ‘hard’ digital sig-  
403 nal processing blocks that support various precisions, either fixed-point or floating-point,  
404 accumulations and multiplications to further boost the performance of FPGA-based imple-  
405 mentations.

406 The implementation of a functional unit is vendor specific. The units in Xilinx and Intel FPGA  
407 products are SRAM-based, whereas those from the Lattice Semiconductors are based on EEP-



**Fig 6** A typical architecture of FPGA, which consists of logic cells, I/O ports, DSP blocks, block memory, etc.

408 ROMs. Note that this can make it challenging to compare two FPGAs from different vendors; a  
409 fact that should be kept in mind when assessing FPGA performance.

410 Given their dominance of high-performance FPGA product families, we will mainly focus on  
411 FPGA products from Intel and Xilinx, and provide a comprehensive review based on their product  
412 families.

413 Both Intel and Xilinx provide intellectual property cores (IP-cores) that are programmable-  
414 hardware implementations of application specific peripherals and algorithms. These are optimized  
415 for a given product line and should be used where possible to expedite development time and boost  
416 performance.

#### 417 *4.1 The highly configurable hardware platform*

418 The key strength of FPGAs is their highly configurable and hardware-programmable nature. The  
419 applications can be developed using computer-based hardware description languages (HDLs) such  
420 as Verilog/SystemVerilog, VHDL, etc.<sup>83</sup> These language-based designs are portable and usually  
421 independent of technology, with the exception of applying intellectual property (IP) cores and other  
422 chip-specific configurations. The designers are able to repeatedly programme and reconfigure a  
423 given chip to affect changes at the hardware level and reuse designs across different FPGA chips  
424 that are normally from the same vendor.

425 The ability for FPGAs to support HDLs provides a significant benefit in that almost all on-chip  
426 cells are highly configurable and can be used to synthesize any possible hardware implementations  
427 as long as the designs can potentially be fitted into the available logic cells and hardware units.



## 428 4.2 Implementations based on fixed and floating point

429 Since FPGA platforms are highly reconfigurable, the use of either fixed point or floating point  
430 arithmetic becomes one of the most important design considerations. According to a report pro-  
431 duced by Xilinx,<sup>82</sup> FPGA applications will benefit from the conversion from floating point to fixed  
432 point arithmetic for certain applications requiring less power but higher speed.

433 Floating point precision, typically includes IEEE 754 half-precision (16-bit), single-precision  
434 (32-bit) and double-precision (64-bit) configurations, whereas fixed points are more flexible and  
435 usually range from several bits to 32-bit in width.

436 Devices such as GPUs, which are used in computationally heavy applications, have tradition-  
437 ally been designed architecturally so that they are more efficient when supporting floating point  
438 operations. When implemented on FPGAs at the hardware level, however, conventional floating  
439 point operations, e.g. based on GPUs or CPUs, are slower than fixed point alternatives. This is due  
440 to the need and difficulty which arises when controlling the mantissa and exponents of IEEE 754  
441 floating points during the calculations.<sup>84</sup>

## 442 4.3 Available tools and utilities for FPGAs

443 FPGA vendors typically provide their own proprietary tools. Intel's Quartus Prime is widely used  
444 among the community to facilitate development for Intel-based FPGAs. As for those devices  
445 offered by Xilinx, there are development tools such as the Vivado design suite, which has replaced  
446 the Xilinx integrated synthesis environment (ISE).

447 ModelSim is a functional simulation software package from Mentor Graphics. It can be used  
448 independently to simulate hardware based on HDL descriptions, as well as being compatible with  
449 Intel Quartus Prime, Xilinx ISE and Vivado.

**Table 4** Tools and utilities reported for FPGA implementations in recent years

Name	Category	Appearance	Year
Intel			
		85	2001
		86	2002
Quartus	Design tools	87	2011
		88	2012
		89	2015
Max+Plus II	Legacy design tool	86	2002
Xilinx			
Vivado design suite	Design tool	90	2019
ISE	Design tool	91	2011
DisplayPort IP	IP-core for DisplayPort	90	2019
MIG IP	IP-core for memory interface	90	2019
AXI interconnect IP	IP-core for AXI4	90	2019
Others			
		87	2011
ModelSim	Simulation tool	88	2012
		89	2015
		91	2011
Verilog	HDL language	88	2012
		89	2015
		92	2010
VHDL	HDL language	87	2011

450 In addition, many hardware implementations use intellectual-property (IP) cores provided by  
 451 the vendors to perform certain operations on FPGAs.

452 Due to their unique nature, the FPGA development process is very distinct from traditional  
 453 CPUs and GPUs. A simplified overview is summarized as follows:<sup>83</sup>

454 1. **Design specification and partition:** These two initial steps set up the entry point for the  
 455 design.

456 2. **Simulation and functional verification:** This verification step tests the functionality of a  
 457 compiled design using a user-specified testbench file.

- 458 3. **Design integration and verification:** This step integrates all partitioned modules into one  
459 large system.
- 460 4. **Pre-synthesis sign-off:** At this stage, all the known functional errors should have been elim-  
461 inated.
- 462 5. **Synthesis and implementation:** Translates the hardware description language syntax and  
463 contents to an optimal Boolean description that maps the selected FPGA chip. The language  
464 synthesis tool will also remove redundant logic from the design if optimization is selected.
- 465 6. **Configuration bitstream download:** The development tool will map the synthesized HDL  
466 to the selected chip and configure the logic unit blocks.
- 467 7. **Prototype functional testing and verification:** At this stage, the design is tested on hard-  
468 ware to prove its functionality.
- 469 8. **Final sign-off:** All constraints should at this stage be satisfied and errors eliminated via  
470 hardware and simulation debugging before the final chip production.

#### 471 4.4 *The development time using FPGAs*

472 Generally, depending on the level of hardware complexity and the use of IP-cores, the development  
473 time might vary. For example, reported by Takada *et al.*,<sup>93</sup> the group took over 3 years to develop  
474 and implement their algorithms into a custom-made bespoke FPGA platform consisting of 8 high-  
475 end FPGA chips.

476 The average development time for a project based on FPGA hardware implementations will  
477 typically be significantly longer than an equivalent CPU or GPU project. Although not being re-  
478 ported for CGH applications, a study conducted in 2012 estimated that developing algorithms on

479 a GPU-based hardware platform for dense optical flow, stereo and local image extraction features  
480 takes approximately 2 months for one full-time post-doctoral employee whereas developing the  
481 same algorithms and functionalities over an FPGA platform will likely take 12 months for two  
482 post-doctoral employees<sup>94</sup>. Overall, the development time for FPGA-based applications are likely  
483 to take longer than the equivalent for an algorithm to be implemented on a GPU platform.

#### 484 *4.5 The advantages and disadvantages of using FPGAs*

485 One of the merits of FPGA implementation is the potential to migrate a given FPGA register-  
486 transfer level (RTL) design into ASICs. ASICs are dedicated chipsets specifically designed for  
487 a certain application. They are inflexible and require significant one-off tooling costs, but once  
488 designed represent an optimal combination of performance, power and cost for a given hardware  
489 accelerator. The performance can be optimized for the generation of computer holograms with the  
490 use of ASIC technology. A recent work in 2017<sup>95</sup> demonstrated that an FPGA-based implementa-  
491 tion can be migrated into a very-large-scale integration without the need for vast modifications.

492 The potential for high performance at moderate power consumption along with the ability to  
493 migrate a given design to an ASIC provides a strong argument for the use of FPGAs in CGH  
494 applications.

495 As pointed out in Section 4.4, the most significant drawback for FPGA implementation is the  
496 relatively long development time. FPGA-based hologram generation projects often require years  
497 of work by a group of researchers. Moreover, the required knowledge in terms of understanding of  
498 hardware architecture and FPGA technology for the developers sets up a high entry barrier.

**Table 5** A summary of CGH implemented on FPGAs since 2008

Project and application (year)	Implemented algorithm	Hardware model	Pixel size and performance
HORN 5 2-dimensional FFT (2008) <sup>96-99</sup>	Phase computation by addition, point-cloud	4×Xilinx XC2VP70 and 1×XC2V1000	3D image with 10,000 points at 30 FPS
HORN 6 (2009) <sup>100</sup>	Phase computation by addition, point-cloud	A 16-board cluster each containing 4×Xilinx XC2VP70 and 1×XC2V1000	67.9 msec per hologram
Realtime hologram generation (2010) <sup>92</sup>	40,000 point light sources	Xilinx XC2VP70	1408×1050 in 9.3 msec
Cell-based hardware architecture (2011) <sup>87</sup>	Point light source	Altera (no specific model no.)	1408×1050 in 15.8 msec
One-step phase-retrieval (2011) <sup>91</sup>	OSPR	Xilinx Virtex-4 SX35	512×512 in 0.9 msec
Pixel-by-pixel hardware simulation(2012) <sup>88</sup>	Pixel by pixel and parallel schemes	Altera simulation	Performance not measured in physical hardware implementation
HORN 7 (2012, 2013) <sup>101,102</sup>	Phase computation by addition, point-cloud	Xilinx Virtex-6 ML605	2 million pixels of 16,000 points in 0.4 sec
Full analytical Fraunhofer CGH (2015) <sup>89</sup>	Polygon based	Altera Cyclone IV EP4CE115	800×600 in 9.6 msec
HORN 8 (2018) <sup>50,93</sup>	Amplitude modulation, <sup>93</sup> Phase modulation <sup>50</sup> point-cloud	7×Xilinx Virtex5 XC5VLX110 and 1×XC5VLX30T	An effective speed equivalent to 0.5 PFLOPS, 1920×1080 65000 points at 8.3 FPS
Clustered HORN 8 (2018) <sup>103</sup>	Spatiotemporal division point-cloud	8×HORN 8 boards	1920×1080 65000 points at 63 FPS
Single-chip video processor (2019) <sup>90</sup>	Layer based	Xilinx XCKU115	1920×1080 RGB at 16 FPS

#### 499 4.6 Reported work using FPGAs

500 Table 5 summarizes recent implementations on FPGA platforms. Most of the hardware models  
501 used in the lines of work are high-end FPGAs from Xilinx.

502 HORN (HOlographic Reconstruction) computers, which have been in active development by  
503 Ito *et al.* since 1992,<sup>104</sup> have provided the research community with many insights into the field of  
504 CGH hardware implementation, notably the use of FPGAs for real-time hologram generation. So  
505 far there are, in total, eight generations of devices being produced by this group, ranging from low-  
506 speed devices to high-speed special purpose computers. The first four generations of HORN use  
507 DSP or small-scale FPGA chips for real-time computation tasks.<sup>86,104-106</sup> The later four generations  
508 of devices consist of large-scale FPGA chips embedded on delicate custom printed circuit boards  
509 (PCBs).<sup>46,50,93,96,100</sup> The latest product within this line of work is HORN-8, which comprises of  
510 seven powerful FPGA chips for calculation and one FPGA chip for communication. As reported

511 in<sup>93</sup> and,<sup>50</sup> the HORN-8 special computer can generate a hologram for a 3D object of 10,000 points  
512 within 0.019 seconds with a peak performance of 0.5 tera floating point operations per second  
513 (TFLOPS) running at a 0.25 GHz clock cycle. At the time of writing, the team's outlook is to  
514 further develop an ASIC design based on the HORN-8 structure<sup>107</sup> .

515 Seo *et al.* proposed a hardware architecture based on pixel-by-pixel calculation scheme.<sup>87,88,92,95</sup>  
516 In this line of work, the authors efficiently reduced the number of memory accesses by utilizing the  
517 pixel-by-pixel method, which is different from the conventional light source-by-source calculation  
518 method. The authors also demonstrated a very-large-scale integration (VLSI) chip, based on the  
519 proposed FPGA architecture.<sup>95</sup> The work reported by Seo *et al.*<sup>95</sup> demonstrated that it is relatively  
520 simple to migrate an FPGA system into an ASIC design.

#### 521 4.7 Summary of FPGAs

522 Benefiting from its highly configurable architecture, FPGAs are to date the most flexible hardware  
523 accelerators for use in hologram generation applications. The required calculations in hologram  
524 generation algorithms can take advantage of the high degree of parallelism within a FPGA chip.  
525 However, the development time to implement optimized algorithms on FPGAs are typically sig-  
526 nificant and require an advanced skillset of HDLs, digital logic design and hardware architecture;  
527 skills not typically present in traditional optics groups researching holography.

### 528 5 Review of other available hardware platforms

529 In parallel to researches on hardware implementations using hardware accelerators such as GPUs  
530 and FPGAs, there have been several attempts to implement holographic generation algorithms  
531 within other existing platforms. This section aims to review some of the candidates.

532 *5.1 Digital Signal Processors (DSPs)*

533 Digital signal processors (DSPs) are dedicated hardware platforms for signal processing appli-  
534 cations. The microprocessors have architectures that are tuned for analogue and digital signal  
535 processing tasks with the ability to support single instruction multiple data (SIMD).

536 Nishikawa *et al.* reported the use of a DSP to generate holographic images in the late 1990s.<sup>108</sup>  
537 A multi-DSP system consisting of  $3 \times 4$  i860 DSPs was proposed to generate 3D objects for the  
538 application. The 3D object consists of 200 points and is  $640 \times 480$  pixels in size. The multi-DSP  
539 system takes 68 seconds to generate the object as opposed to a reference workstation (SPARCsta-  
540 tion 10) which generates the object in 291 seconds.

541 The most recent work was reported by Oi *et al.*<sup>109</sup> Twenty TMS320C6727 DSPs running  
542 floating point arithmetic was used to form the DSP block in the proposed system. These DSPs  
543 were dedicated to the conversion of integral photography (IP) images to holograms in the Fresnel  
544 diffraction domain. With a  $1.5 \times$  redundancy design, an real-time performance of 50 FPS was  
545 achieved.

546 The current highest-end DSP products are those from Analog Devices and Texas Instruments.  
547 A TI TMS320C6678 eight-core floating-point DSP runs at a clock rate of 1 GHz to 1.4 GHz, with  
548 a maximum computational performance of 20 GFLOPS per core for single precision floating point  
549 operations.<sup>110</sup>

550 It is unlikely that these DSPs will be capable of performing complicated hologram generation  
551 algorithms due to the hardware specifications and limited computational power. However, it is  
552 still worthwhile to regard DSP as a valuable candidate to implement less complicated algorithms  
553 due to their low power profile and ease of programming. DSPs are typically programmed using

554 C language and assemblies. The toolchain support is considered mature and time-proven, further  
555 minimizing the development time and difficulty.<sup>53</sup>

## 556 5.2 Xeon Phi coprocessor and ClearSpeed accelerator board

557 Xeon Phi is a family of co-processors with x86 manycore architecture designed and produced by  
558 Intel.<sup>111</sup> It is to-date one of the few fairly powerful manycore co-processors that are intended for  
559 use in hardware acceleration applications.<sup>112</sup> This line of products supports the use of OpenMP.<sup>113</sup>  
560 As was introduced in Section 2.2, OpenMP is an API that is optimized for shared memory multi-  
561 processing programming and exploits multi-thread parallelism.

562 Murano *et al.* in 2014 reported on the use of a Xeon Phi coprocessor unit (Xeon Phi 5110P)  
563 for computer hologram generation.<sup>114</sup> The authors used the Intel MKL for the calculation of FFTs  
564 along with the OpenMP functionalities to make use of the available cores present in the coproces-  
565 sor. Their results show that in all their test cases, GPU outperforms the Xeon Phi accelerator by a  
566 significant margin. However, when using Xeon Phi coprocessor, the amount of existing code that  
567 needs to be rewritten in order to port software-based algorithms into the hardware accelerator, as  
568 compared to that in the GPU case, can be minimized.

569 Another hardware acceleration board, ClearSpeed Advance Dual CSX600, was demonstrated  
570 in 2009.<sup>115</sup> The authors were able to speed up the point cloud hologram calculation  $56\times$  faster  
571 than an Intel Xeon CPU performing calculation in single core. Unfortunately, as of the writing of  
572 this survey, the production of ClearSpeed accelerator boards is no longer active.



### 573 5.3 System-on-Chip (SoC) hybrid CPU and FPGA

574 There is a growing need for hologram generation systems to become compact and low in power  
575 consumption. A trend towards System-on-Chip (SoC) utilizing the heterogeneous system architec-  
576 ture (HSA) has been rapidly growing over the years. The general idea behind SoC is to incorporate  
577 different devices and peripherals on a single chip to reduce the overall die area and to minimize the  
578 power consumption.<sup>116</sup> One hybrid product is to have both FPGA and microprocessors or CPUs  
579 on board one chip. A further discussion is present in Section 6.5.

580 In one of the most recent studies conducted by Yamamoto *et al.*, the authors developed a com-  
581 pact holographic computer using a Xilinx Zynq UltraScale+ MPSoC consisting of an ARM CPU  
582 and an FPGA on one single chip.<sup>117</sup> The reported system was able to reproduce  $1920 \times 1080$  pixels  
583 3D video at a rate of 15 frames per second.<sup>117</sup> They also compared the result to the performance of  
584 a Jetson TX1 platform,<sup>118</sup> the calculation time of  $1920 \times 1080$  pixels with 6500 points on the SoC  
585 platform took 0.066s, whereas the Jetson TX1 took 1.294s.

586 The development time for these SoC hardware implementations would be even longer than  
587 that of pure FPGA developments since the incorporation of both CPU, which requires multi-thread  
588 programming, and FPGA, which uses hardware description languages, adds another level of com-  
589 plexity when highly optimized codes and algorithms are needed. However, the power efficiency,  
590 die area and package size scale-down can bring about other benefits that mitigate for the increased  
591 programming workload.

## 592 6 Discussion

593 As shown in Fig 7, most of the reported work included in this survey implemented algorithms using  
594 GPU platforms, totaling 24 papers, as compared to other accelerator platforms between 2008 and

**Table 6** General comparison between CPU, GPU, FPGA, DSP and other platforms


Platform	Number of cores	Serial or parallel	Clock frequency	Development time	Power efficiency	Portability
CPU	Low	Mainly serial	High	Short	Average	Straightforward
GPU	High	Parallel	High	Average	Low	Less challenging
FPGA	High	Parallel	Low	Long	High (less power consumption, depending on implementation)	Difficult when vendor-specific IP-cores are used
DSP	Low	Mainly serial	Average to High	Average	Average	Simple (from low- to higher-performance)
Xeon Phi / ClearSpeed	Average	Serial with many-core parallel	Average	Short	Average	Average
Heterogeneous SoC e.g. FPGA + CPU	High	Serial and parallel	Low	Long	High	Platform dependent

595 2020. FPGA-based systems are popular as well, reaching up to 16 published papers. In particular  
 596 the line of work exemplified by the HORN group exploits the potential of FPGA parallelism for  
 597 fast hologram generation.


598 There are also a number of research papers implementing algorithms with CPUs only, however,  
 599 as discussed in Section 2.1, most of them tend to focus on the development of novel algorithms  
 600 and choose a PC platform without hardware accelerators as a means of algorithm evaluation and  
 601 verification.

602 It is worth noting that cross-platform comparisons based solely on the calculation speed are  
 603 not strictly reasonable. This is because different platforms incorporate different architectures and  
 604 have different toolchain supports. Essentially, the algorithms implemented despite best efforts  
 605 can still be fundamentally different across multiple platforms. Therefore, it is of great essence  
 606 that analytical models with key performance metrics, which consider not only FPS and power  
 607 efficiency but also other factors, be proposed to assess performances over different hardware.

608 We summarize the hardware specifications for the reviewed hardware and provide a general  
 609 comparison between these platforms in Table 6. The table shows the difference in terms of the  
 610 number of cores, serial or parallel architectures, clock frequencies, the estimated development  
 611 times, power efficiencies and the software portability.



**Fig 7** A comparison of CPU, GPU, FPGA and other hardware implementations in recent existing literature (2008-2020).



**Fig 8** Different levels of parallelism and concurrency on hardware platforms. The left hand side depicts the CPU instruction pipeline and processor-level parallelization, whereas the right hand side shows the FPGA parallelization at the equivalent levels. Hardware clustering at the board level further exploits parallelism.

612 We conclude the six key considerations when selecting a suitable hardware platform for CGH  
613 related implementations:

- 614 1. Hardware manufacturing constraints.
- 615 2. Toolchain support.
- 616 3. Fixed point or floating point arithmetic.
- 617 4. Parallel and sequential processing – shown in Figure 8.
- 618 5. Development time.
- 619 6. Portability of software.

### 620 *6.1 Toolchain support*

621 One of the most important aspects to consider is the full-cycle development toolchain support.  
622 CPUs and GPUs platforms are likely to be less affected by the lack of available software package  
623 and library supports, as discussed in the previous sections. However, FPGAs and other accelerators  
624 such as DSPs and co-processors might suffer from the lack of active development support and will,  
625 in turn, affect the overall development process. In general, the availability of tools and utilities to  
626 support the dedicated hardware creates a resource barrier towards the successful implementation.

### 627 *6.2 Choice of algorithms and parallel/sequential processing*

628 Many algorithms exist for 2D/3D hologram generation. Different algorithms would require differ-  
629 ent hardware resources in practice, e.g. triangular-mesh based algorithms can take the advantage of  
630 being compatible with modern computer graphics technologies utilizing polygon meshes for object

631 computations<sup>13</sup>. Regardless of the algorithm used the size, e.g. hologram resolution size, number  
632 of points/polygons, is an important consideration in all cases, and more importantly, increasingly  
633 complex holograms demand larger and better hardware.

634 GPUs and other specialized hardware accelerators are useful to the speed enhancement of holo-  
635 gram calculation by utilizing parallelism and optimizing for sequential processing. For example,  
636 in the point-cloud-based calculation, the hologram patterns are calculated using the same mathe-  
637 matical formula, and more importantly, the calculation of these patterns for each object point is  
638 independent of other object points.<sup>13</sup> The independent calculation of object points can potentially  
639 make use of the parallel processing for hardware platforms.

640 Moreover, for CGH algorithms involving FFT operations and depending on the hardware uti-  
641 lized, the FFT operations can be parallelized through different cores or pipelines at the processor  
642 level, as shown in Figure 8.

643 It is also of great importance, though being algorithm-dependent, to be aware of the number  
644 of sequential processes required and optimize for performance while exploiting concurrency and  
645 parallelism within the specified hardware. For example, iterative algorithms such as the Gerchberg-  
646 Saxton (GS) algorithm<sup>119</sup> requires sequential processing that cannot or tend to be difficult to par-  
647 allelize and multi-task. It is then of the developer's responsibility to select a platform that does  
648 not only fulfill the need for parallelism but also have the options to optimize for the sequential  
649 operations when implementing the desired algorithm.

### 650 *6.3 Portability of software*

651 It is essential to consider the possibility of transferring the developed software and firmware from  
652 one system to another while keeping in mind the trade-offs between portability and performance.

653 This transfer would likely be required when upgrades toward newer generations of hardware are  
654 expected, or performance comparisons between different devices are needed.

655 The most straightforward transfer comes when the CPU platform, which is usually based on a  
656 PC, is used. Upgrading between different operating systems and software platforms are compara-  
657 tively simple thanks to the abundant software support. In comparison, porting from one NVIDIA  
658 GPU to another would sometimes require more work, although CUDA provides a unified develop-  
659 ment environment. This is mainly due to the upgrades in hardware between different generations  
660 of GPU products. As for intra-generation code transplant, it is usually not challenging, as long as  
661 the memory and computational power limitations have been taken into account by the developer.

662 Code transfer among different FPGA platforms, on the contrary, would be slightly difficult,  
663 especially when target chip IP-cores are used for the application. With the above noted, transferring  
664 from a lower performance FPGA to an FPGA with higher performance can be relatively simple,  
665 this will likely be the case when HDL descriptions are used.

#### 666 *6.4 Hologram generation quality assessment*

667 An end-to-end CGH hardware implementation assessment should include fast generation, hard-  
668 ware performance and generated quality assessment of the holograms.

669 There currently is a lack of available unified criterion to assess the quality of computer holo-  
670 grams generated from different platforms. Kim *et al.*<sup>90</sup> uses a modulation transfer function (MTF)  
671 to compare the image quality of different holograms. Structural similarities (SSIM) has also been  
672 used in work<sup>49</sup> to evaluate the quality of the generated images. Another widely used metrics are to  
673 measure the mean square error (MSE) and peak signal-to-noise ratio (PSNR).<sup>120</sup> Blinder *et al.*<sup>121</sup>  
674 provided a more detailed review of the quality assessment for computer generated holograms.

675 *6.5 Heterogeneous computing and its related hardware*

676 There is a growing trend in the embedded systems, image and video processing communities to  
677 incorporate the state-of-the-art heterogeneous computing systems into their applications.

678 Heterogeneous computing systems typically refer to systems that fuse more than one type of  
679 processors or cores together,<sup>122</sup> it could also refer to systems that combine a large number of  
680 processor cores with the same ISA,<sup>53</sup> e.g. Intel Xeon Phi, or a small number of cores with different  
681 execution performances, e.g. ARM big.Little platform.<sup>123</sup> In this section, we focus mainly on the  
682 development and trend in heterogeneous hardware accelerators that incorporate different types of  
683 instruction set architecture (ISA) devices.

684 These hardware systems take advantage of conventional multi-core hardware accelerators while  
685 in the meantime bypass some of the limitations and disadvantages of using a single hardware  
686 accelerator architecture.<sup>116</sup> The aims of having the heterogeneous system architecture (HSA) are  
687 to reduce the communication latency between different computing devices and to improve the  
688 parallel execution performance.<sup>116</sup>

689 The level of heterogeneity in a computing system gradually increases, with more and more SoC  
690 platforms being produced. Among various of heterogeneous hardware platforms, the combination  
691 of CPUs and FPGAs, usually in the form of hard ARM processors embedded in an FPGA, as well  
692 as CPUs with DSPs, are potentially good candidates for low-cost low-power hologram genera-  
693 tion platforms due to their inherent merits that balance the pros and cons of conventional system  
694 architectures.

695 Another worth mentioning heterogeneous computing platform is the Jetson module. Only the  
696 Jetson TX1<sup>118</sup> was evaluated in work.<sup>117</sup> Its upgraded version TX2<sup>124</sup> and the most recent AGX

**Table 7** NVIDIA Jetson module products family

Model (year of launch)	GPU	Computational power	Power (watt)
TX1 (2015) <sup>118</sup>	Maxwell	Over 1 Tera-FLOPS	Under 10
TX2 series (2017) <sup>124</sup>	Pascal	1.3 TFLOPS	7.5-20
AGX XAVIER series (2018) <sup>125</sup>	Volta with Tensor Cores	20-32 Tera-operations per second (TOPS)	10-30
Nano (2019) <sup>126</sup>	Maxwell	472 GFLOPS	5-10
Xavier NX (2019/2020) <sup>127</sup>	Volta with Tensor Cores	21 TOPS	10-15

697 Xavier,<sup>125</sup> both with boosted performance and power efficiency, are also of implementation inter-  
698 est. A low-cost variant of the Jetson family, Jetson NANO, has also become available in the market  
699 recently.<sup>126</sup> A list of the Jetson family is shown in Table 7.

## 700 6.6 Future trend in embedded systems and high performance hardware platforms

701 ARM developed the Neon technology for their Cortex-A series and R52 processors as an advanced  
702 SIMD architecture extension for image and video as well as general signal processing purposes.<sup>128</sup>  
703 No reported work to-date has exploited the possibility of integrating an ARM-based SoC embedded  
704 platform for the generation of computer holograms while utilizing technologies such as Neon.

705 NVIDIA recently announced their plan to bring CUDA acceleration to the ARM ecosystem.<sup>129</sup>  
706 This will potentially bring the power and accessibility of CUDA to platforms such as ARM-based  
707 SoCs. This is also accompanied by the introduction of CUDA-X high performance computing  
708 (HPC) libraries which can potentially further exploit parallelism and provide improved processing  
709 performance.<sup>130</sup>

710 From another perspective, the recently announced Vitis Unified Software Platform from Xil-  
711 inx provides another degree of flexibility to use high-level synthesis (HLS) FPGA languages in  
712 order to help reduce the development overhead of FPGA applications<sup>131</sup>. This unified platform is  
713 envisioned to shorten the overall development time with higher level implementations without the  
714 need of incorporating fully RTL-level development and to provide a better programmability for the



715 **FPGA hardware.**

## 716 **7 Future work and conclusions**

717 CGH calculations primarily require a high degree of computation parallelism, thus embracing the  
718 use of hardware accelerators such as GPUs, FPGAs, etc., for the realization of real-time computer  
719 generated holograms.

720 It is anticipated that there will be two separate research paths that lead towards the future of  
721 CGH hardware implementations, including:

### 722 **1. High performance hardware platforms for real-time CGH generations and displays.**

723 These systems will usually be of high costs and require a long development cycle. Algo-  
724 rithms for future fast computer hologram generations will likely be developed using these  
725 hardware platforms for first-phase verifications and optimizations. A good example is the  
726 HORN-8 special purpose computer.<sup>50,93,103</sup> The team has recently announced their future  
727 outlook to build ASIC devices to further boost the performance.<sup>107</sup>

### 728 **2. Embedded computers and systems for low-power and low-cost applications.** In order for

729 this ultimate display technology to become reachable to ordinary households and individual  
730 consumers, a reduction in cost and a significant reduction in volumes and sizes are essential.

731 A large amount of work can potentially be done on SoC platforms, e.g. CPU-FPGA, CPU-  
732 DSP devices, as well as on supercomputer-on-a-module embedded computing devices.<sup>132</sup>

733 Examples that demonstrate the implementations for embedded systems are those from Kim  
734 *et al.*<sup>90</sup> and Yamamoto *et al.*<sup>117</sup>

735 In this review paper, we have attempted to provide a useful review on the hardware imple-  
736 mentations on CGH, as well as to provide practical information about the current state-of-the-art  
737 hardware platforms that can be selected by researchers and developers to implement computer  
738 hologram generation algorithms for their specific applications.

739 A key insight from this review is that the potential for real-time holography exists today without  
740 the need for bespoke hardware. A flagship GPU can process an entire holographic frame in 20ms,  
741 providing high-quality CGH in real-time. We predict holography transitioning towards mobile and  
742 embedded platforms, a trend evidenced by extrapolating from the growth of GPU computational  
743 power in Table 7. Bespoke hardware accelerators, such as FPGAs and ASICs, shall continue to  
744 advance the field of CGH hardware in this period, pushing the boundaries on what is achievable in  
745 terms of computation power, energy consumption and overall system cost.

#### 746 *References*

- 747 1 J. W. Goodman, “Introduction to Fourier optics,” *Introduction to Fourier optics, 3rd ed.*, by  
748 *JW Goodman. Englewood, CO: Roberts & Co. Publishers, 2005* **1** (2005).
- 749 2 D. Gabor, “A new microcopic principle,” *Nature* **161**(4098), 777–778 (1948).
- 750 3 B. R. Brown and A. W. Lohmann, “Complex Spatial Filtering with Binary Masks,” *Applied*  
751 *Optics* **5**(6), 967–969 (1966).
- 752 4 M. Lucente, “The First 20 Years of Holographic Video – and the Next 20,” in *SMPTE 2nd*  
753 *Annual International Conference on Stereoscopic 3D for Media and Entertainment*, 1–16,  
754 SMPTE (2011).
- 755 5 A. Maimone, A. Georgiou, and J. S. Kollin, “Holographic near-eye displays for virtual and  
756 augmented reality,” *ACM Transactions on Graphics* **36**(4), 1–16 (2017).

- 757 6 B. Robertson, H. Yang, M. M. Redmond, *et al.*, “Demonstration of multi-casting in a  $1 \times$   
758 9 LCOS wavelength selective switch,” *Journal of Lightwave Technology* **32**(3), 402–410  
759 (2014).
- 760 7 R. W. Bowman, G. M. Gibson, A. Linnenberger, *et al.*, “Red tweezers: Fast, customis-  
761 able hologram generation for optical tweezers,” *Computer Physics Communications* **185**(1),  
762 268–273 (2014).
- 763 8 W. A. Crossland, T. D. Wilkinson, I. G. Manolis, *et al.*, “Telecommunications applications  
764 of LCOS devices,” *Molecular Crystals and Liquid Crystals Science and Technology Section*  
765 *A: Molecular Crystals and Liquid Crystals* **375**, 1–13 (2002).
- 766 9 F. Yaras, H. Kang, and L. Onural, “State of the art in holographic displays: A survey,”  
767 *IEEE/OSA Journal of Display Technology* **6**(10), 443–454 (2010).
- 768 10 G. Nehmetallah and P. P. Banerjee, “Applications of digital and analog holography in three-  
769 dimensional imaging,” *Advances in Optics and Photonics* **4**(4), 472 (2013).
- 770 11 J. Liu, J. Jia, Y. Pan, *et al.*, “Overview of fast algorithm in 3D dynamic holographic display,”  
771 *International Symposium on Photoelectronic Detection and Imaging 2013: Optical Storage*  
772 *and Display Technology* **8913**(August 2013), 89130X (2013).
- 773 12 T. Nishitsuji, T. Shimobaba, T. Kakue, *et al.*, “Review of Fast Calculation Techniques for  
774 Computer-Generated Holograms with the Point-Light-Source-Based Model,” *IEEE Trans-*  
775 *actions on Industrial Informatics* **13**(5), 2447–2454 (2017).
- 776 13 J. H. Park, “Recent progress in computer-generated holography for three-dimensional  
777 scenes,” *Journal of Information Display* **18**(1), 1–12 (2017).

- 778 14 P. W. M. Tsang, T.-C. Poon, and Y. M. Wu, “Review of fast methods for point-based  
779 computer-generated holography [Invited],” *Photonics Research* **6**(9), 837 (2018).
- 780 15 T. Shimobaba, T. Kakue, and T. Ito, “Review of Fast Algorithms and Hardware Imple-  
781 mentations on Computer Holography,” *IEEE Transactions on Industrial Informatics* **12**(4),  
782 1611–1622 (2016).
- 783 16 T. Shimobaba and T. Ito, *Computer Holography Acceleration Algorithms And Hardware*  
784 *Implementations*, CRC Press, 1st ed. (2019).
- 785 17 D. Gabor, W. E. Kock, and W. S. George, “Holography,” *Science* **173**(3991), 11–24 (1971).
- 786 18 S. Reichelt, R. Häussler, G. Fütterer, *et al.*, “Full-range, complex spatial light modulator for  
787 real-time holography,” *Optics Letters* **37**(11), 1955 (2012).
- 788 19 A. J. Macfaden and T. D. Wilkinson, “Characterization, design, and optimization of a two-  
789 pass twisted nematic liquid crystal spatial light modulator system for arbitrary complex  
790 modulation,” *Journal of the Optical Society of America A* **34**(2), 161 (2017).
- 791 20 T. Kurihara and Y. Takaki, “Shading of a computer-generated hologram by zone plate mod-  
792 ulation,” *Optics Express* **20**(4), 3529 (2012).
- 793 21 R. H.-Y. Chen and T. D. Wilkinson, “Computer generated hologram with geometric occlu-  
794 sion using GPU-accelerated depth buffer rasterization for three-dimensional display,” *Ap-  
795 plied Optics* **48**(21), 4246 (2009).
- 796 22 S. Liu, H. Wei, N. Li, *et al.*, “Occlusion calculation algorithm for computer generated holo-  
797 gram based on ray tracing,” *Optics Communications* **443**(March), 76–85 (2019).
- 798 23 J. Xiao, J. Liu, Z. Lv, *et al.*, “On-axis near-eye display system based on directional scattering  
799 holographic waveguide and curved goggle,” *Optics Express* **27**(2), 1683 (2019).

- 800 24 Y. Nagahama, T. Shimobaba, T. Kakue, *et al.*, “Image quality improvement of random  
801 phase-free holograms by addressing the cause of ringing artifacts,” *Applied Optics* **58**(9),  
802 2146 (2019).
- 803 25 G. Li, J. Jeong, D. Lee, *et al.*, “Space bandwidth product enhancement of holographic dis-  
804 play using high-order diffraction guided by holographic optical element,” *Optics Express*  
805 **23**(26), 33170 (2015).
- 806 26 E. Buckley, “Computer-Generated Phase-Only Holograms for Real-Time Image Display,”  
807 *Advanced Holography - Metrology and Imaging* (2011).
- 808 27 J. L. Hennessy and D. A. Patterson, *Computer Architecture, Fifth Edition: A Quantitative*  
809 *Approach*, Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 5th ed. (2011).
- 810 28 M. Nemirovsky and D. Tullsen, *Multithreading Architecture*, Synthesis lectures in computer  
811 architecture, Morgan & Claypool Publishers (2013).
- 812 29 OpenMP Architecture Review Board, “OpenMP FAQ,” (2018).
- 813 30 T. Shimobaba, J. Weng, T. Sakurai, *et al.*, “Computational wave optics library for C++:  
814 CWO++ library,” *Computer Physics Communications* **183**(5), 1124–1138 (2012).
- 815 31 S.-C. Kim and E.-S. Kim, “Effective generation of digital holograms of three-dimensional  
816 objects using a novel look-up table method,” *Applied Optics* **47**(19), D55 (2008).
- 817 32 S.-C. Kim and E.-S. Kim, “Fast computation of hologram patterns of a 3D object using  
818 run-length encoding and novel look-up table methods,” *Applied Optics* **48**(6), 1030 (2009).
- 819 33 J. Jia, Y. Wang, J. Liu, *et al.*, “Reducing the memory usage for effective computer-generated  
820 hologram calculation using compressed look-up table in full-color holographic display,”  
821 *Applied Optics* **52**(7), 1404 (2013).

- 822 34 G. Makey, M. S. El-Daher, and K. Al-Shufi, “Accelerating the calculations of binary de-  
823 tour phase method by integrating both CUDA and Matlab programming for GPU’s parallel  
824 computations,” *Optik* **124**(22), 5486–5488 (2013).
- 825 35 P. Memmolo, L. Miccio, F. Merola, *et al.*, “Investigation on specific solutions of Gerchberg-  
826 Saxton algorithm,” *Optics and Lasers in Engineering* **52**(1), 206–211 (2014).
- 827 36 Z. Wang, G. Lv, Q. Feng, *et al.*, “Highly efficient calculation method for computer-generated  
828 holographic stereogram using a lookup table,” *Applied Optics* **58**(5), A41–A47 (2019).
- 829 37 A. T. S. Ymeonidou, R. A. M. Uhamad, K. Izhakkumkara, *et al.*, “Efficient holographic  
830 video generation based on rotational transformation of wavefields,” *Optics Express* **27**(26),  
831 37383–37399 (2019).
- 832 38 T. Shimobaba and T. Ito, “Fast generation of computer-generated holograms using wavelet  
833 shrinkage,” *Optics Express* **25**(1), 77 (2017).
- 834 39 T. Shimobaba, K. Matsushima, T. Takahashi, *et al.*, “Fast, large-scale hologram calculation  
835 in wavelet domain,” *Optics Communications* **412**(August 2017), 80–84 (2018).
- 836 40 T. Shimobaba, S. Yamada, T. Kakue, *et al.*, “Fast hologram calculation using wavelet trans-  
837 form,” in *Proc. SPIE 10964, Tenth International Conference on Information Optics and*  
838 *Photonics*, **10964**, 116, SPIE (2018).
- 839 41 T. Shimobaba, N. Masuda, and T. Ito, “Simple and fast calculation algorithm for computer-  
840 generated hologram with wavefront recording plane,” *Optics Letters* **34**(20), 3133 (2009).
- 841 42 K. Matsushima and S. Nakahara, “Extremely high-definition full-parallax computer-  
842 generated hologram created by the polygon-based method,” *Applied Optics* **48**(34), H54–  
843 H63 (2009).

- 844 43 Y. Wang, X. Sang, Z. Chen, *et al.*, “Real-time photorealistic computer-generated holograms  
845 based on backward ray tracing and wavefront recording planes,” *Optics Communications*  
846 **429**(July), 12–17 (2018).
- 847 44 N. Takada, T. Shimobaba, H. Nakayama, *et al.*, “Fast high-resolution computer-generated  
848 hologram computation using multiple graphics processing unit cluster system,” *Applied Op-*  
849 *tics* **51**(30), 7303 (2012).
- 850 45 J. Carpenter and T. D. Wilkinson, “Graphics processing unit–accelerated holography by  
851 simulated annealing,” *Optical Engineering* **49**(9), 095801 (2010).
- 852 46 S. Yamada, T. Shimobaba, T. Kakue, *et al.*, “Full-color computer-generated hologram using  
853 wavelet transform and color space conversion,” *Optics Express* **27**(6), 8153 (2019).
- 854 47 P. Pozzi, L. Maddalena, N. Ceffa, *et al.*, “Fast Calculation of Computer Generated Holo-  
855 grams for 3D Photostimulation through Compressive-Sensing Gerchberg–Saxton Algo-  
856 rithm,” *Methods and Protocols* **2**(1), 1–11 (2019).
- 857 48 Y. Nagahama, T. Shimobaba, T. Kawashima, *et al.*, “Holographic multi-projection using the  
858 random phase-free method,” *Applied Optics* **55**(5), 1118 (2016).
- 859 49 D. Arai, T. Shimobaba, T. Nishitsuji, *et al.*, “An accelerated hologram calculation using  
860 the wavefront recording plane method and wavelet transform,” *Optics Communications*  
861 **393**(February), 107–112 (2017).
- 862 50 T. A. A. Kamatsu, R. Y. H. Irayama, H. Irotaka, *et al.*, “Special-purpose computer HORN-8  
863 for phase-type electro-holography,” *Optics Express* **26**(20), 26722–26733 (2018).
- 864 51 NVIDIA, “NVIDIA Launches the World’s First Graphics Processing Unit: GeForce 256,”  
865 (1999).

- 866 52 NVIDIA, “CUDA C Programming Guide,” (2019).
- 867 53 A. HajiRassouliha, A. J. Taberner, M. P. Nash, *et al.*, “Suitability of recent hardware accel-  
868 erators (DSPs, FPGAs, and GPUs) for computer vision and image processing algorithms,”  
869 *Signal Processing: Image Communication* **68**(July), 101–119 (2018).
- 870 54 Intel, “Intel Xeon Processor E7 Family,” (2019).
- 871 55 NVIDIA, “NVIDIA Geforce introduction,” (2019).
- 872 56 Wikipedia, “List of Nvidia graphics processing units,” (2019).
- 873 57 P. N. Glaskowsky, “NVIDIA ’ s Fermi : The First Complete GPU Computing Architecture  
874 [white paper],” Tech. Rep. September, NVIDIA (2009).
- 875 58 NVIDIA, “NVIDIA Turing GPU [white paper],” tech. rep., NVIDIA (2018).
- 876 59 T. Ito, T. Tanaka, T. Sugie, *et al.*, “Computer generated holography using a graphics pro-  
877 cessing unit,” *Optics Express* **14**(2), 603 (2006).
- 878 60 NVIDIA, “CuFFT Library User’s Guide,” Tech. Rep. May, NVIDIA (2019).
- 879 61 S. Memeti, L. Li, S. Pillana, *et al.*, “Benchmarking OpenCL, OpenACC, OpenMP, and  
880 CUDA,” in *2017 Workshop on Adaptive Resource Management and Scheduling for Cloud  
881 Computing*, 1–6, ACM (2017).
- 882 62 G. Makey, M. S. El-Daher, and K. Al-Shufi, “Modification of common Fourier computer  
883 generated hologram’s representation methods from sequential to parallel computing,” *Optik*  
884 **126**(11-12), 1067–1071 (2015).
- 885 63 A. Hermerschmidt, S. Krüger, T. Haist, *et al.*, “Holographic optical tweezers with real-  
886 time hologram calculation using a phase-only modulating LCOS-based SLM at 1064 nm,”  
887 *Complex Light and Optical Forces II* **6905**(January 2008), 690508 (2008).



- 888 64 R. H.-Y. Chen and T. D. Wilkinson, "Computer generated hologram from point cloud using  
889 graphics processor," *Applied Optics* **48**(36), 6841 (2009).
- 890 65 A. Shiraki, N. Takada, M. Niwa, *et al.*, "Simplified electroholographic color reconstruction  
891 system using graphics processing unit and liquid crystal display projector," *Optics Express*  
892 **17**(18), 16038–16045 (2009).
- 893 66 Y. Pan, X. Xu, S. Solanki, *et al.*, "Fast CGH computation using S-LUT on GPU," *Optics*  
894 *Express* **17**(21), 18543 (2009).
- 895 67 H. Nakayama, N. Takada, Y. Ichihashi, *et al.*, "Real-time color electroholography using  
896 multiple graphics processing units and multiple high-definition liquid-crystal display pan-  
897 els," *Applied Optics* **49**(31), 5993 (2010).
- 898 68 T. Shimobaba, T. Ito, N. Masuda, *et al.*, "Fast calculation of computer-generated-hologram  
899 on AMD HD5000 series GPU and OpenCL." An optional note (2010).
- 900 69 S. Bianchi and R. Di Leonardo, "Real-time optical micro-manipulation using optimized  
901 holograms generated on the GPU," *Computer Physics Communications* **181**(8), 1444–1448  
902 (2010).
- 903 70 P. Tsang, W.-K. Cheung, T.-C. Poon, *et al.*, "Holographic video at 40 frames per second for  
904 4-million object points," *Optics Express* **19**(16), 15205 (2011).
- 905 71 Y. Pan, X. Xu, and X. Liang, "Fast distributed large-pixel-count hologram computation  
906 using a GPU cluster," *Applied Optics* **52**(26), 6562 (2013).
- 907 72 P. W. M. Tsang, A. S. M. Jiao, and T.-C. Poon, "Fast conversion of digital Fresnel holo-  
908 gram to phase-only hologram based on localized error diffusion and redistribution," *Optics*  
909 *Express* **22**(5), 5060 (2014).

- 910 73 F. Yang, A. Kaczorowski, and T. D. Wilkinson, “Fast precalculated triangular mesh algo-  
911 rithm for 3D binary computer-generated holograms,” *Applied Optics* **53**(35), 8261 (2014).
- 912 74 F. Yang, A. Kaczorowski, and T. D. Wilkinson, “Enhancing the quality of reconstructed 3D  
913 objects by using point clusters,” *Applied Optics* **54**(18), 5726 (2015).
- 914 75 M.-W. Kwon, S.-C. Kim, S.-E. Yoon, *et al.*, “Object tracking mask-based NLUT on GPUs  
915 for real-time generation of holographic videos of three-dimensional scenes,” *Optics Express*  
916 **23**(3), 2101 (2015).
- 917 76 A. N. G. Illes, P. A. G. Ioia, R. É. M. I. Cozot, *et al.*, “Hybrid approach for fast occlusion pro-  
918 cessing in computer-generated hologram calculation,” *Applied Optics* **55**(20), 5459–5470  
919 (2016).
- 920 77 D.-W. Kim, Y.-H. Lee, and Y.-H. Seo, “High-speed computer-generated hologram based  
921 on resource optimization for block-based parallel processing,” *Applied Optics* **57**(16), 4569  
922 (2018).
- 923 78 S. Ikawa, N. Takada, H. Araki, *et al.*, “Real-time color holographic video reconstruction  
924 using multiple-graphics processing unit cluster acceleration and three spatial light modula-  
925 tors,” *Chinese Optics Letters* **18**(1), 1–5 (2020).
- 926 79 M. Lucente and T. A. Galyean, “Rendering interactive holographic images,” in *SIGGRAPH*  
927 *'95 Proceedings of the 22nd annual conference on Computer graphics and interactive tech-*  
928 *niques*, 387–394, SIGGRAPH (1995).
- 929 80 C. Petz and M. Magnor, “Fast hologram synthesis for 3D geometry models using graphics  
930 hardware,” *Practical Holography XVII and Holographic Materials IX* **5005**(June 2003), 266  
931 (2003).

- 932 81 L. Ahrenberg and J. Watson, "Computer generated holography using parallel commodity  
933 graphics hardware," *Optics Express* **5664**(17), 603–608 (2006).
- 934 82 Xilinx, "Reduce Power and Cost by Converting from Floating Point to Fixed Point Intro-  
935 duction," *White Paper: Floating vs Fixed Point* , 1–14 (2017).
- 936 83 M. D. Ciletti, *Advanced Digital Design with the Verilog HDL*, Prentice Hall Press, Upper  
937 Saddle River, NJ, USA, 2nd ed. (2010).
- 938 84 R. Solovyev, A. Kustov, V. Rukhlov, *et al.*, "Fixed-Point Convolutional Neural Network for  
939 Real- Time Video Processing in FPGA," in *2019 IEEE Conference of Russian Young Re-  
940 searchers in Electrical and Electronic Engineering (EIconRus)*, 1605–1611, IEEE (2019).
- 941 85 T. Shimobaba and T. Ito, "An efficient computational method suitable for hardware of  
942 computer-generated hologram with phase computation by addition," *Computer Physics  
943 Communications* **138**(1), 44–52 (2001).
- 944 86 T. Shimobaba, S. Hishinuma, and T. Ito, "Special-purpose computer for holography HORN-  
945 4 with recurrence algorithm," *Computer Physics Communications* **148**(2), 160–170 (2002).
- 946 87 Y.-H. Seo, H.-J. Choi, J.-S. Yoo, *et al.*, "Cell-based hardware architecture for full-parallel  
947 generation algorithm of digital holograms," *Optics Express* **19**(9), 8750 (2011).
- 948 88 Y.-H. Seo, Y.-H. Lee, J.-S. Yoo, *et al.*, "Hardware architecture of high-performance digital  
949 hologram generator on the basis of a pixel-by-pixel calculation scheme," *Applied Optics*  
950 **51**(18), 4003–4012 (2012).
- 951 89 Z.-Y. Pang, Z.-X. Xu, Y. Xiong, *et al.*, "Hardware architecture for full analytical Fraunhofer  
952 computer-generated holograms," *Optical Engineering* **54**(9), 095101 (2015).

- 953 90 H. Kim, Y. Kim, H. Ji, *et al.*, “A single-chip FPGA holographic video processor,” *IEEE*  
954 *Transactions on Industrial Electronics* **66**(3), 2066–2073 (2019).
- 955 91 E. Buckley, “Real-time error diffusion for signal-to-noise ratio improvement in a holo-  
956 graphic projection system,” *IEEE/OSA Journal of Display Technology* **7**(2), 70–76 (2011).
- 957 92 Y. H. Seo, H. J. Choi, J. S. Yoo, *et al.*, “An architecture of a high-speed digital hologram  
958 generator based on FPGA,” *Journal of Systems Architecture* **56**(1), 27–37 (2010).
- 959 93 T. Sugie, T. Akamatsu, T. Nishitsuji, *et al.*, “High-performance parallel computing for next-  
960 generation holographic imaging,” *Nature Electronics* **1**(4), 254–259 (2018).
- 961 94 K. Pauwels, M. Tomasi, J. Díaz Alonso, *et al.*, “A Comparison of FPGA and GPU for  
962 real-time phase-based optical flow, stereo, and local image features,” *IEEE Transactions on*  
963 *Computers* **61**(7), 999–1012 (2012).
- 964 95 Y.-H. Seo, Y.-H. Lee, and D.-W. Kim, “ASIC chipset design to generate block-based com-  
965 plex holographic video,” *Applied Optics* **56**(9), D52 (2017).
- 966 96 T. Ito, N. Masuda, K. Yoshimura, *et al.*, “Special-purpose computer HORN-5 for a real-  
967 time electroholography,” *Optics Express* **13**(6), 1923–1932 (2005).
- 968 97 Y. Abe, N. Masuda, H. Wakabayashi, *et al.*, “Special purpose computer system for flow  
969 visualization using holography technology,” *Optics Express* **16**(11), 587–592 (2008).
- 970 98 S.-i. Satake, Y. Hiroi, Y. Suzuki, *et al.*, “Special-purpose computer for two-dimensional  
971 FFT,” *Computer Physics Communications* **179**(6), 404–408 (2008).
- 972 99 Y. Ichihashi, N. Masuda, M. Tsuge, *et al.*, “One-unit system to reconstruct a 3-D movie at a  
973 video-rate via electroholography,” *Optics Express* **17**(22), 19691 (2009).

- 974 100 A. Shiraki, Y. Ichihashi, H. Nakayama, *et al.*, “HORN-6 special-purpose clustered comput-  
975 ing system for electroholography,” *Optics Express* **17**(16), 13895 (2009).
- 976 101 N. Okada, D. Hirai, Y. Ichihashi, *et al.*, “Special-Purpose Computer HORN-7 with FPGA  
977 Technology for Phase Modulation Type Electro-Holography,” in *19th International Display  
978 Workshops 2012 (IDW/AD’12)*, 1284–1287, Society for Information Display (2012).
- 979 102 N. Masuda, E. Yutaka, K. Takashi, *et al.*, “Special Purpose Computer for Phase Modulation  
980 Type Electro-Holography with DVI output [in Japanese],” in *International Conference on  
981 3D Systems and Applications*, 373–374 (2013).
- 982 103 Y. Yamamoto, H. Nakayama, N. Takada, *et al.*, “Large-scale electroholography by HORN-8  
983 from a point-cloud model with 400,000 points,” *Optics Express* **26**(26), 34259 (2018).
- 984 104 T. Ito, T. Yabe, M. Okazaki, *et al.*, “Special-purpose computer HORN-1 for reconstruction  
985 of virtual image in three dimensions,” *Computer Physics Communications* **82**(2-3), 104–110  
986 (1994).
- 987 105 T. Ito, H. Eldeib, K. Yoshida, *et al.*, “Special-purpose computer for holography HORN-2,”  
988 *Computer Physics Communications* **93**(1), 13–20 (1996).
- 989 106 T. Shimobaba, N. Masuda, T. Sugie, *et al.*, “Special-purpose computer for holography  
990 HORN-3 with PLD technology,” *Computer Physics Communications* **130**(1), 75–82 (2000).
- 991 107 T. Nishitsuji, Y. Yamamoto, T. Sugie, *et al.*, “Dedicated computer for computer holography  
992 and its future outlook,” in *Proceedings Volume 10997, Three-Dimensional Imaging, Visual-  
993 ization, and Display 2019*, 16, SPIE (2019).
- 994 108 O. Nishikawa, T. Okada, H. Yoshikawa, *et al.*, “High-speed holographic-stereogram cal-

- 995 culation method using 2D FFT,” in *Diffractive and Holographic Device Technologies and*  
996 *Applications IV*, **3010**, 49–57, SPIE (1997).
- 997 109 R. Oi, T. Mishina, and K. Yamamoto, “Real-time IP–hologram conversion hardware based  
998 on floating point DSPs,” in *Proc. SPIE 7233, Practical Holography XXIII: Materials and*  
999 *Applications, 723305*, **723305**, 723305–1 – 11, SPIE (2009).
- 1000 110 Texas Instruments, “TMS320C6678 Multicore Fixed and Floating-Point Digital Signal Pro-  
1001 cessor Datasheet,” Tech. Rep. November 2010, Texas Instruments (2014).
- 1002 111 Intel, “Intel Xeon Phi Coprocessor,” (2019).
- 1003 112 J. Fang, H. Sips, L. Zhang, *et al.*, “Test-Driving Intel Xeon Phi,” in *ICPE ’14 Proceedings of*  
1004 *the 5th ACM/SPEC international conference on Performance engineering*, 137–148, ACM  
1005 (2014).
- 1006 113 OpenMP Architecture Review Board, “OpenMP Official Website,” (2019).
- 1007 114 K. Murano, T. Shimobaba, A. Sugiyama, *et al.*, “Fast computation of computer-generated  
1008 hologram using Xeon Phi coprocessor,” *Computer Physics Communications* **185**(10), 2742–  
1009 2757 (2014).
- 1010 115 N. Tanabe, Y. Ichihashi, H. Nakayama, *et al.*, “Speed-up of hologram generation using  
1011 ClearSpeed Accelerator board,” *Computer Physics Communications* **180**(10), 1870–1873  
1012 (2009).
- 1013 116 G. Kyriazis, “Heterogeneous system architecture: A technical review,” tech. rep., AMD  
1014 (2012).
- 1015 117 Y. Yamamoto, N. Masuda, R. Hirayama, *et al.*, “Special-purpose computer for electroholog-  
1016 raphy in embedded systems,” *OSA Continuum* **2**(4), 1166 (2019).

- 1017 118 NVidia Corporation, “Jetson TX1 Module.”
- 1018 119 R. W. Gerchberg and W. O. Saxton, “A practical algorithm for the determination of phase  
1019 from image and diffraction plane pictures,” *Optik* **35**, 237–246 (1972).
- 1020 120 P. W. Mash and T. D. Wilkinson, “Realtime hologram generation using iterative methods,”  
1021 in *Proc. SPIE 6252, Holography 2005: International Conference on Holography, Optical  
1022 Recording, and Processing of Information*, 62521O–1–62521O–9, SPIE (2006).
- 1023 121 D. Blinder, A. Ahar, S. Bettens, *et al.*, “Signal processing challenges for digital holographic  
1024 video display systems,” *Signal Processing: Image Communication* **70**(October 2018), 114–  
1025 130 (2019).
- 1026 122 A. Shan, “Heterogeneous processing: A strategy for augmenting moore’s law,” *Linux J.*  
1027 **2006**, 7– (2006).
- 1028 123 ARM Ltd., “White Paper: big. LITTLE Technology : The Future of Mobile,” tech. rep.,  
1029 ARM Ltd. (2013).
- 1030 124 NVidia Corporation, “Harness AI at the Edge with the Jetson TX2 Developer Kit,” (2019).
- 1031 125 NVidia Corporation, “Jetson AGX Xavier Developer Kit,” (2019).
- 1032 126 NVIDIA, “Jetson NANO Module,” (2019).
- 1033 127 NVidia Corporation, “Jetson Xavier NX introduction page,” (2019).
- 1034 128 ARM Ltd., “Neon Architecture,” (2019).
- 1035 129 NVIDIA, “NVIDIA Brings CUDA to Arm, Enabling New Path to Exascale Supercomput-  
1036 ing,” (2019).
- 1037 130 NVIDIA, “NVIDIA Announces CUDA-X HPC,” (2019).

1038 131 Xilinx Inc., “UG1393: Vitis Unified Software Platform Documentation: Application Accel-  
1039 eration Development,” tech. rep. (2019).

1040 132 NVIDIA, “Jetson TX2 introduction page,” (2019).

1041 **Youchao Wang** is currently pursuing the Ph.D. degree in engineering from the University of Cam-  
1042 bridge, Cambridge, U.K, where he previously received the M.Phil. degree. He received the B.Eng.  
1043 (Hons.) degree in electronic engineering from University of Manchester and the B.Eng. degree in  
1044 electrical and electronic engineering from North China Electric Power University, Beijing, China,  
1045 under a joint degree program in 2018. His research interests include optical processing, CGH  
1046 hardware implementations, Internet of Things applications and low cost hardware system design.

1047 **Daoming Dong** received the B.Eng. degree with first class in electronics from a joint program  
1048 between University of Liverpool (UoL) and Xi’an Jiaotong Liverpool University (XJTLU) in 2016.  
1049 He then moved to Imperial College London, where he received the MSc. degree with distinction  
1050 in Material Science and Engineering in 2017. He is currently a second-year PhD student under  
1051 the supervision of Prof. Tim Wilkinson in the centre of molecular materials for photonics and  
1052 electronics (CMMPE) group, Department of Engineering, Cambridge University, Cambridge. His  
1053 research relates to accelerate and optimize the generation process of computer-generated hologram  
1054 (CGH) via configurable hardware for the next generation 3D holographic displays.

1055 **Peter J. Christopher** originally graduated from Bristol University in 2014 with a first class M.Eng.  
1056 degree in Civil Engineering, before spending two years working as a Software/R&D Engineer for  
1057 Autodesk’s Advanced Manufacturing Group focusing on additive manufacture and 3D Printing.  
1058 Looking for a new challenge, he joined the CDT in Ultra Precision based out of the Institute



1059 for Manufacturing at Cambridge University in 2016 and is currently working with Prof. Tim  
1060 Wilkinson in the CMMPE group on high-power areal projections systems for additive manufacture.

1061 **Andrew Kadis** originally graduated from the University of Adelaide, Australia in 2010 with a  
1062 first class degree in Engineering and a bachelor of Computer Science. Before commencing his  
1063 PhD studies in 2018, he had considerable experience in industry; working on embedded systems  
1064 in drones, medical devices and life sciences equipment. He is currently at Cambridge University  
1065 working with Prof. Tim Wilkinson in the CMMPE group.

1066 **Ralf Mouthaan** obtained a Physics MSci degree from the University of Nottingham in 2008 be-  
1067 fore joining the UK's National Physical Laboratory as a microwave metrologist where his research  
1068 was focused on maintaining and developing the UK's electromagnetic exposure standards. More  
1069 recently, Ralf has obtained an MRes in Sensor Technologies from the University of Cambridge,  
1070 where he is now pursuing a PhD investigating holographic mode excitation in optofluidic wave-  
1071 guides.

1072 **Fan Yang** received the B.Eng. degree with first class from the University of Sydney in 2017 and  
1073 joined the CMMPE group, Department of Engineering, Cambridge University as an MPhil student  
1074 in 2018. He is continuing his research in the CMMPE group as a PhD student under the supervision  
1075 of Prof. Tim Wilkinson to develop a compatible and efficient holographic 3D display system.

1076 **Timothy D. Wilkinson** received the undergraduate degree from Canterbury University, Riccarton,  
1077 New Zealand, and the Ph.D. degree from Magdalene College, Cambridge, U.K., in 1994. He is  
1078 currently a Professor of photonic engineering in the Department of Engineering, Cambridge Uni-  
1079 versity, Cambridge, and a Fellow of Jesus College. He has been working in the field of photonics,

1080 devices, and systems for more than 20 years. His current research has been into applications of  
1081 holographic technology. This includes new liquid crystal device structures based on sparse arrays  
1082 of vertically grown multiwall carbon nanotubes, where the tubes are used as tiny electrodes to great  
1083 3-D electric field profiles and graded refractive index structures, which may have applications such  
1084 as switchable lenslet arrays and 3-D displays.

## 1085 **List of Figures**

- 1086 1 A typical system for computer generated holography consisting of three main com-  
1087 ponents: a light source, a computer or hardware platform for interference pattern  
1088 calculation and a device to display the hologram.<sup>4</sup>
- 1089 2 A classical optical imaging system.
- 1090 3 A holographic imaging system for hologram recording.
- 1091 4 A holographic projection system for hologram reconstruction.
- 1092 5 A typical parallel pipeline overview of an NVIDIA GPU consisting of streaming  
1093 multiprocessors each containing a number of cores and functional units.
- 1094 6 A typical architecture of FPGA, which consists of logic cells, I/O ports, DSP  
1095 blocks, block memory, etc.
- 1096 7 A comparison of CPU, GPU, FPGA and other hardware implementations in recent  
1097 existing literature (2008-2020).

1098 8 Different levels of parallelism and concurrency on hardware platforms. The left  
1099 hand side depicts the CPU instruction pipeline and processor-level parallelization,  
1100 whereas the right hand side shows the FPGA parallelization at the equivalent levels.  
1101 Hardware clustering at the board level further exploits parallelism.

## 1102 **List of Tables**

- 1103 1 Tools and utilities employed for CPU implementations since 2008
- 1104 2 Microarchitectures since 2008 and their representative flagship GPU products (SP:  
1105 single precision floating point)<sup>56</sup>
- 1106 3 A summary of CGH implemented on GPUs since 2008
- 1107 4 Tools and utilities reported for FPGA implementations in recent years
- 1108 5 A summary of CGH implemented on FPGAs since 2008
- 1109 6 General comparison between CPU, GPU, FPGA, DSP and other platforms
- 1110 7 NVIDIA Jetson module products family