Physics-based insulated-gate bipolar transistor model with input capacitance correction

Yang, X; Otsuki, M; Palmer, Patrick

View / Open Files

Accepted version (PDF, 2Mb)

Authors

Yang, X

Otsuki, M

Palmer, Patrick

Publication Date

2015-03

Journal Title

IET Power Electronics

ISSN

1755-4535

Publisher

Institution of Engineering and Technology (IET)

Volume

Issue

Pages

417-427

Type

Article

This Version

Metadata

Show full item record

Citation

Yang, X., Otsuki, M., & Palmer, P. (2015). Physics-based insulated-gate bipolar transistor model with input capacitance correction. IET Power Electronics, 8 (3), 417-427. https://doi.org/10.1049/iet-pel.2014.0169

Identifiers

External DOI: https://doi.org/10.1049/iet-pel.2014.0169

This record's URL: https://www.repository.cam.ac.uk/handle/1810/286985

Rights

Licence:

http://www.rioxx.net/licenses/all-rights-reserved

Statistics

Total file downloads (since January 2020). For more information on metrics see the IRUS guide.