Show simple item record

dc.contributor.authorSpliet, Royen
dc.contributor.authorMullins, Roberten
dc.date.accessioned2021-03-05T00:30:48Z
dc.date.available2021-03-05T00:30:48Z
dc.date.issued2021en
dc.identifier.issn0018-9340
dc.identifier.urihttps://www.repository.cam.ac.uk/handle/1810/318427
dc.description.abstractEmerging safety-critical systems require high-performance data-parallel architectures and, problematically, ones that can guarantee tight and safe worst-case execution times. Given the complexity of existing architectures like GPUs, it is unlikely that sufficiently accurate models and algorithms for timing analysis will emerge in the foreseeable future. This motivates our work on Sim-D, a clean-slate approach to designing a real-time data-parallel architecture. Sim-D enforces a predictable execution model by isolating compute- and access resources in hardware. The DRAM controller uninterruptedly transfers tiles of data, requested by entire work-groups. This permits work-groups to be executed as a sequence of deterministic access- and compute phases, scheduling phases from up to two work-groups in parallel. Evaluation using a cycle-accurate timing model shows that Sim-D can achieve performance on par with an embedded-grade NVIDIA TK1 GPU under two conditions: applications refrain from using indirect DRAM transfers into large buffers, and Sim-D’s scratchpads provide sufficient bandwidth. Sim-D’s design facilitates derivation of safe WCET bounds that are tight within 12.7% on average, at an additional average performance penalty of ~9.2% caused by scheduling restrictions on phases.
dc.publisherInstitute of Electrical and Electronics Engineers
dc.rightsAll rights reserved
dc.rights.uri
dc.titleSim-D: a SIMD accelerator for hard real-time systemsen
dc.typeArticle
prism.endingPage1
prism.publicationDate2021en
prism.publicationNameIEEE Transactions on Computersen
prism.startingPage1
dc.identifier.doi10.17863/CAM.65540
dcterms.dateAccepted2021-02-28en
rioxxterms.versionofrecord10.1109/tc.2021.3064290en
rioxxterms.versionAM
rioxxterms.licenseref.urihttp://www.rioxx.net/licenses/all-rights-reserveden
rioxxterms.licenseref.startdate2021en
dc.contributor.orcidMullins, Robert [0000-0002-8393-2748]
dc.identifier.eissn2326-3814
rioxxterms.typeJournal Article/Reviewen
cam.orpheus.successMon Mar 15 07:30:30 GMT 2021 - Embargo updated*
cam.orpheus.counter1*
rioxxterms.freetoread.startdate2021-12-31


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record