Repository logo
 

Vector runahead

Accepted version
Peer-reviewed

Type

Conference Object

Change log

Authors

Naithani, A 
Ainsworth, S 
Jones, TM 
Eeckhout, L 

Abstract

The memory wall places a significant limit on performance for many modern workloads. These applications feature complex chains of dependent, indirect memory accesses, which cannot be picked up by even the most advanced microarchitectural prefetchers. The result is that current out-of-order superscalar processors spend the majority of their time stalled. While it is possible to build special-purpose architectures to exploit the fundamental memory-level parallelism, a microarchitectural technique to automatically improve their performance in conventional processors has remained elusive.

Runahead execution is a tempting proposition for hiding latency in program execution. However, to achieve high memory- level parallelism, a standard runahead execution skips ahead of cache misses. In modern workloads, this means it only prefetches the first cache-missing load in each dependent chain. We argue that this is not a fundamental limitation. If runahead were instead to stall on cache misses to generate dependent chain loads, then it could regain performance if it could stall on many at once. With this insight, we present Vector Runahead, a technique that prefetches entire load chains and speculatively reorders scalar operations from multiple loop iterations into vector format to bring in many independent loads at once. Vectorization of the runahead instruction stream increases the effective fetch/decode bandwidth with reduced resource requirements, to achieve high degrees of memory-level parallelism at a much faster rate. Across a variety of memory-latency-bound indirect workloads, Vector Runahead achieves a 1.79× performance speedup on a large out-of-order superscalar system, significantly improving on state- of-the-art techniques.

Description

Keywords

33 Built Environment and Design, 3301 Architecture, 7 Affordable and Clean Energy

Journal Title

Proceedings - International Symposium on Computer Architecture

Conference Name

2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA)

Journal ISSN

1063-6897

Volume Title

2021-June

Publisher

IEEE

Rights

All rights reserved
Sponsorship
Engineering and Physical Sciences Research Council (EP/P020011/1)