Show simple item record

dc.contributor.authorSkorobogatov, Sergei
dc.date.accessioned2019-10-29T00:30:35Z
dc.date.available2019-10-29T00:30:35Z
dc.identifier.urihttps://www.repository.cam.ac.uk/handle/1810/298111
dc.description.abstractWith the ubiquity of IoT devices there is a growing demand for confidentiality and integrity of data. Solutions based on reconfigurable logic (CPLD or FPGA) have certain advantages over ASIC and MCU/SoC alternatives. Programmable logic devices are ideal for both confidentiality and upgradability purposes. In this context the hardware security aspects of CPLD/FPGA devices are paramount. This paper shows preliminary evaluation of hardware security in Intel MAX 10 devices. These FPGAs are one of the most suitable candidates for applications demanding extensive features and high level of security. Their strong and week security aspects are revealed and some recommendations are suggested to counter possible security vulnerabilities in real designs. This is a feasibility study paper. Its purpose is to highlight the most vulnerable areas to attacks aimed at data extraction and reverse engineering. That way further investigations could be performed on specific areas of concern.
dc.publisherarXiv.org
dc.rightsPublisher's own licence
dc.subjectcs.CR
dc.subjectcs.CR
dc.titleHardware Security Evaluation of MAX 10 FPGA
dc.typeConference Object
dc.identifier.doi10.17863/CAM.45168
dcterms.dateAccepted2019-08-25
rioxxterms.versionofrecord10.17863/CAM.45168
rioxxterms.versionVoR
rioxxterms.licenseref.urihttp://www.rioxx.net/licenses/all-rights-reserved
rioxxterms.licenseref.startdate2019-08-25
dc.contributor.orcidSkorobogatov, Sergei [0000-0001-9414-6489]
dc.publisher.urlhttps://arxiv.org/abs/1910.05086
rioxxterms.typeConference Paper/Proceeding/Abstract
pubs.conference-nameHardwearIO
pubs.conference-start-date2019-09-26
pubs.conference-finish-date2019-09-27


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record